

Sample &

Buy



SN6501-Q1

ZHCSB64A - JUNE 2013-REVISED SEPTEMBER 2014

SN6501-Q1 用于隔离电源的变压器驱动器


Technical

Documents

特性 1

- 符合汽车应用要求
- 符合 AEC-Q100 标准的下列结果
 - 器件温度 1 级: -40°C 至 125°C 的环境运行温 度范围
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 H2
 - 器件充电器件模型 (CDM) ESD 分类等级 C4B
- 用于小型变压器的推挽驱动器
- 3.3V 或 5V 单电源
- 高初级侧电流驱动:
 - 5V 电源: 350mA (最大值)
 - 3.3V 电源: 150 mA (最大值)
- 整流输出上的低纹波允许使用小型输出电容器
- 小型 5 引脚 SOT-23 封装 ٠
- 2 应用范围
- 用于控制器局域网 (CAN), RS-485, RS-422, RS-232, 串行外设接口 (SPI), I2C, 低功耗 局域网 (LAN) 的隔离接口电源
- 工业自动化
- 过程控制
- 医疗设备

简化电路原理图



3 说明

Tools &

Software

SN6501-Q1 是一款单片振荡器/电源驱动器,特别设计 用于隔离接口应用中的小外形尺寸隔离电源。 该器件 可驱动来自 3.3V 或者 5V 直流 (DC) 电源的薄型中间 抽头的变压器初级。 根据变压器的匝数比,变压器的 次级可被卷绕以提供任意隔离电压。

Support &

Community

2.2


SN6501-Q1 包含一个振荡器, 之后是一个栅极驱动电 路,此电路提供补偿输出信号以驱动接地基准 N 通道 电源开关。此内部逻辑电路确保了两个开关之间的先 开后和操作。

SN6501-Q1 采用小型 SOT-23 (5) 封装, 其额定运行 温度范围为 -40°C 至 125°C。

器件信息(1)


部件号	封装	封装尺寸(标称值)		
SN6501-Q1	SOT-23 (5)	2.90mm x 1.60mm		

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。



输出电压和效率与输出电流间的关系

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



目录

1	特性	
2	应用	范围1
3	说明	1
4	修订	历史记录
5	Pin	Configuration and Functions 3
6	Spe	cifications 3
	6.1	Absolute Maximum Ratings 3
	6.2	Handling Ratings 3
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 4
	6.6	Switching Characteristics 4
	6.7	Typical Characteristics 5
7	Para	ameter Measurement Information 11
8	Deta	ailed Description 11
	8.1	Overview 11

4 修订历史记录

Changes from Original (June 2013) to Revision A


•	已添加 引脚配置和功能部分,处理额定值表,特性描述部分,器件功能模式,应用和实施部分,电源相关建议部分,	
	布局部分,器件和文档支持部分以及机械、封装和可订购信息部分	1
•	Changed 公式 10	. 18
•	Changed 公式 11	. 18
•	Changed 表 4, From: Wuerth-Elektronik / Midcom To: Wurth Electronics Midcom Inc	. 20
•	Changed 图 54	. 23

	8.2	Functional Block Diagram	. 12
	8.3	Feature Description	. 12
	8.4	Device Functional Modes	. 13
9	App	lication and Implementation	14
	9.1	Application Information	. 14
	9.2	Typical Application	. 15
10	Pow	ver Supply Recommendations	25
11	Lay	out	25
	11.1	Layout Guidelines	. 25
	11.2	Layout Example	. 25
12	器件	和文档支持	26
	12.1	器件支持	. 26
	12.2	商标	. 26
	12.3	静电放电警告	. 26
	12.4	术语表	. 26

13 机械封装和可订购信息 26



5 Pin Configuration and Functions



Pin Functions

	PIN		DESCRIPTION	
NAME	NUMBER	TYPE	DESCRIPTION	
D1	1	OD	Open Drain output 1. Connect this pin to one end of the transformer primary side.	
V _{CC}	2	Р	Supply voltage input. Connect this pin to the center-tap of the transformer primary side. Buffer this voltage with a 1 μ F to 10 μ F ceramic capacitor.	
D2	3	OD	pen Drain output 2. Connect this pin to the other end of the transformer primary side.	
GND	4,5	Р	Device ground. Connect this pin to board ground.	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.3	6	V
V_{D1},V_{D2}	Output switch voltage		14	V
$I_{\text{D1P}},I_{\text{D2P}}$	Peak output switch current		500	mA
P _{TOT}	Continuous power dissipation		250	mW
TJ	Junction temperature		170	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods affects device reliability.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range		-65	150	°C
V	Electrostatic	Human body model (HBM) AEC-Q100 Classification Level H2, all pins	-2	2	kV
V _(ESD)	discharge	Charged device model (CDM) AEC-Q100 Classification Level C4B, all pins	-750	750	V

FRUMENTS

XAS

6.3 Recommended Operating Conditions

				MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage			3		5.5	V
V V	Output outlich voltage	$V_{CC} = 5 V \pm 10\%$,	When connected to Transformer with	0		11	V
V_{D1}, V_{D2}	Output switch voltage	$V_{CC} = 3.3 \text{ V} \pm 10\%$	primary winding Center-tapped	0		7.2	V
	D1 and D2 output switch	$V_{CC} = 5 V \pm 10\%$	V_{D1} , V_{D2} Swing ≥ 3.8 V, see 🕅 32 for typical characteristics			350	
I _{D1} , I _{D2}	current – Primary-side	$V_{CC} = 3.3 \text{ V} \pm 10\%$ $V_{D1}, V_{D2} \text{ Swing} \ge 2.5 \text{ V},$ see 31 for typical chara				150	mA
T _A	Ambient temperature			-40		125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	SN6501	LINUT
		DBV 5-PINS	UNIT
θ_{JA}	Junction-to-ambient thermal resistance	208.3	
θ _{JCtop}	Junction-to-case (top) thermal resistance	87.1	
θ_{JB}	θ _{JB} Junction-to-board thermal resistance		8CAM
Ψյτ	Junction-to-top characterization parameter	5.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	39.7	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over full-range of recommended operating conditions, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Б	Switch-on resistance	V _{CC} = 3.3 V ± 10%, See 图 36		1	3	Ω
R _{ON}	Switch-on resistance	V _{CC} = 5 V ± 10%, See 图 36		0.6	2	12
	I _{CC} Average supply current ⁽¹⁾	$V_{CC} = 3.3 \text{ V} \pm 10\%$, no load		150	400	μA
ICC		$V_{CC} = 5 V \pm 10\%$, no load		300	700	
f _{ST}	Startup frequency	V _{CC} = 2.4 V, See 图 36		300		kHz
¢	SW D1, D2 Switching frequency	V _{CC} = 3.3 V ± 10%, See 图 36	250	360	495	kHz
t _{SW}		V _{CC} = 5 V ± 10%, See 图 36	300	410	620	KEIZ

(1) Average supply current is the current used by SN6501 only. It does not include load current.

6.6 Switching Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
	D1, D2 output rise time	V _{CC} = 3.3 V ± 10%, See 图 36	70	20
τ _{r-D}	D1, D2 output lise lille	V _{CC} = 5 V ± 10%, See 图 36	80	ns
	D1 D2 output fall time	V _{CC} = 3.3 V ± 10%, See 图 36	110	
t _{f-D}	D1, D2 output fall time	V _{CC} = 5 V ± 10%, See 图 36	60	ns
	Break-before-make time	V _{CC} = 3.3 V ± 10%, See 图 36	150	20
t _{BBM}	Break-belore-make lime	V _{CC} = 5 V ± 10%, See 36	50	ns



6.7 Typical Characteristics

TP1 Curves are measured with the Circuit in $\[Begin{subarray}{c} 33\]$; whereas, TP1 and TP2 Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; $\[Contextbf{C}\]$ Curves are measured with Circuit in $\[Begin{subarray}{c} 32\]$; whereas, TP1 and TP2 Curves are measured with Circuit in $\[Begin{subarray}{c} 32\]$; $\[Contextbf{C}\]$; $\[Contextbf\]$; $\[Con$




ZHCSB64A-JUNE 2013-REVISED SEPTEMBER 2014




www.ti.com.cn

Typical Characteristics (接下页)





Typical Characteristics (接下页)




SN6501-Q1 ZHCSB64A – JUNE 2013–REVISED SEPTEMBER 2014




www.ti.com.cn

Typical Characteristics (接下页)





Typical Characteristics (接下页)



SN6501-Q1


ZHCSB64A-JUNE 2013-REVISED SEPTEMBER 2014



www.ti.com.cn

Typical Characteristics (接下页)

TP1 Curves are measured with the Circuit in $\[Begin{subarray}{c} 33\]$; whereas, TP1 and TP2 Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; whereas, TP1 and TP2 Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{subarray}{c} 35\]$; Curves are measured with Circuit in $\[Begin{$





7 Parameter Measurement Information




图 33. Measurement Circuit for Unregulated Output (TP1)




图 34. Timing Diagram




图 35. Measurement Circuit for regulated Output (TP1 and TP2)




图 36. Test Circuit For R_{ON}, F_{SW}, F_{St}, T_{r-D}, T_{f-D}, T_{BBM}

8 Detailed Description

8.1 Overview

The SN6501-Q1 is a transformer driver designed for low-cost, small form-factor, isolated DC-DC converters utilizing the push-pull topology. The device includes an oscillator that feeds a gate-drive circuit. The gate-drive, comprising a frequency divider and a break-before-make (BBM) logic, provides two complementary output signals which alternately turn the two output transistors on and off.

SN6501-Q1


ZHCSB64A-JUNE 2013-REVISED SEPTEMBER 2014



Overview (接下页)

The output frequency of the oscillator is divided down by an asynchronous divider that provides two complementary output signals with a 50% duty cycle. A subsequent break-before-make logic inserts a dead-time between the high-pulses of the two signals. The resulting output signals, present the gate-drive signals for the output transistors. As shown in the functional block diagram, before either one of the gates can assume logic high, there must be a short time period during which both signals are low and both transistors are high-impedance. This short period, known as break-before-make time, is required to avoid shorting out both ends of the primary.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Push-Pull Converter

Push-pull converters require transformers with center-taps to transfer power from the primary to the secondary (see 图 37).




图 37. Switching Cycles of a Push-Pull Converter

When Q_1 conducts, V_{IN} drives a current through the lower half of the primary to ground, thus creating a negative voltage potential at the lower primary end with regards to the V_{IN} potential at the center-tap.

At the same time the voltage across the upper half of the primary is such that the upper primary end is positive with regards to the center-tap in order to maintain the previously established current flow through Q_2 , which now has turned high-impedance. The two voltage sources, each of which equaling V_{IN} , appear in series and cause a voltage potential at the open end of the primary of $2 \times V_{IN}$ with regards to ground.

Per dot convention the same voltage polarities that occur at the primary also occur at the secondary. The positive potential of the upper secondary end therefore forward biases diode CR_1 . The secondary current starting from the upper secondary end flows through CR_1 , charges capacitor C, and returns through the load impedance R_L back to the center-tap.



Feature Description (接下页)

When Q_2 conducts, Q_1 goes high-impedance and the voltage polarities at the primary and secondary reverse. Now the lower end of the primary presents the open end with a $2 \times V_{IN}$ potential against ground. In this case CR_2 is forward biased while CR_1 is reverse biased and current flows from the lower secondary end through CR_2 , charging the capacitor and returning through the load to the center-tap.

8.3.2 Core Magnetization

■ 38 shows the ideal magnetizing curve for a push-pull converter with B as the magnetic flux density and H as the magnetic field strength. When Q_1 conducts the magnetic flux is pushed from A to A', and when Q_2 conducts the flux is pulled back from A' to A. The difference in flux and thus in flux density is proportional to the product of the primary voltage, V_P , and the time, t_{ON} , it is applied to the primary: B $\approx V_P \times t_{ON}$.




图 38. Core Magnetization and Self-Regulation Through Positive Temperature Coefficient of R_{DS(on)}

This volt-seconds (V-t) product is important as it determines the core magnetization during each switching cycle. If the V-t products of both phases are not identical, an imbalance in flux density swing results with an offset from the origin of the B-H curve. If balance is not restored, the offset increases with each following cycle and the transformer slowly creeps toward the saturation region.

Fortunately, due to the positive temperature coefficient of a MOSFET's on-resistance, the output FETs of the SN6501 have a self-correcting effect on V-t imbalance. In the case of a slightly longer on-time, the prolonged current flow through a FET gradually heats the transistor which leads to an increase in R_{DS-on} . The higher resistance then causes the drain-source voltage, V_{DS} , to rise. Because the voltage at the primary is the difference between the constant input voltage, V_{IN} , and the voltage drop across the MOSFET, $V_P = V_{IN} - V_{DS}$, V_P is gradually reduced and V-t balance restored.

8.4 Device Functional Modes

The functional modes of the SN6501 are divided into start-up, operating, and off-mode.

8.4.1 Start-Up Mode

When the supply voltage at Vcc ramps up to 2.4V typical, the internal oscillator starts operating at a start frequency of 300 kHz. The output stage begins switching but the amplitude of the drain signals at D1 and D2 has not reached its full maximum yet.

8.4.2 Operating Mode

When the device supply has reached its nominal value $\pm 10\%$ the oscillator is fully operating. However variations over supply voltage and operating temperature can vary the switching frequencies at D1 and D2 between 250 kHz and 495 kHz for V_{CC} = 3.3 V $\pm 10\%$, and between 300 kHz and 620 kHz for V_{CC} = 5 V $\pm 10\%$.

8.4.3 Off-Mode

The SN6501 is deactivated by reducing V_{CC} to 0 V. In this state both drain outputs, D1 and D2, are high-impedance.

TEXAS INSTRUMENTS

www.ti.com.cn


9 Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


9.1 Application Information

The SN6501-Q1 is a transformer driver designed for low-cost, small form-factor, isolated DC-DC converters utilizing the push-pull topology. The device includes an oscillator that feeds a gate-drive circuit. The gate-drive, comprising a frequency divider and a break-before-make (BBM) logic, provides two complementary output signals which alternately turn the two output transistors on and off.





The output frequency of the oscillator is divided down by an asynchronous divider that provides two complementary output signals, S and \overline{S} , with a 50% duty cycle. A subsequent break-before-make logic inserts a dead-time between the high-pulses of the two signals. The resulting output signals, G₁ and G₂, present the gate-drive signals for the output transistors Q₁ and Q₂. As shown in $\underline{\mathbb{S}}$ 40, before either one of the gates can assume logic high, there must be a short time period during which both signals are low and both transistors are high-impedance. This short period, known as break-before-make time, is required to avoid shorting out both ends of the primary.





9.2 Typical Application




图 41. Typical Application Schematic (SN6501-Q1)

9.2.1 Design Requirements

For this design example, use the parameters listed in $\frac{1}{8}$ 1 as design parameters.

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	3.3 V ± 3%
Output voltage	5 V
Maximum load current	100 mA

表 1. Design Parameters

9.2.2 Detailed Design Procedure

The following recommendations on components selection focus on the design of an efficient push-pull converter with high current drive capability. Contrary to popular belief, the output voltage of the unregulated converter output drops significantly over a wide range in load current. The characteristic curve in B 11 for example shows that the difference between V_{OUT} at minimum load and V_{OUT} at maximum load exceeds a transceiver's supply range. Therefore, in order to provide a stable, load independent supply while maintaining maximum possible efficiency the implementation of a low dropout regulator (LDO) is strongly advised.

The final converter circuit is shown in $\underline{\mathbb{8}}$ 45. The measured V_{OUT} and efficiency characteristics for the regulated and unregulated outputs are shown in $\underline{\mathbb{8}}$ 1 to $\underline{\mathbb{8}}$ 28.

9.2.2.1 SN6501 Drive Capability

The SN6501 transformer driver is designed for low-power push-pull converters with input and output voltages in the range of 3 V to 5.5 V. While converter designs with higher output voltages are possible, care must be taken that higher turns ratios don't lead to primary currents that exceed the SN6501 specified current limits.

9.2.2.2 LDO Selection

The minimum requirements for a suitable low dropout regulator are:

- Its current drive capability should slightly exceed the specified load current of the application to prevent the LDO from dropping out of regulation. Therefore for a load current of 100 mA, choose a 100 mA to 150 mA LDO. While regulators with higher drive capabilities are acceptable, they also usually possess higher dropout voltages that will reduce overall converter efficiency.
- The internal dropout voltage, V_{DO}, at the specified load current should be as low as possible to maintain efficiency. For a low-cost 150 mA LDO, a V_{DO} of 150 mV at 100 mA is common. Be aware however, that this lower value is usually specified at room temperature and can increase by a factor of 2 over temperature, which in turn will raise the required minimum input voltage.
- The required minimum input voltage preventing the regulator from dropping out of line regulation is given with:
 V_{I-min} = V_{DO-max} + V_{O-max}

TEXAS INSTRUMENTS

www.ti.com.cn

This means in order to determine V_I for worst-case condition, the user must take the maximum values for V_{DO} and V_O specified in the LDO data sheet for rated output current (i.e., 100 mA) and add them together. Also specify that the output voltage of the push-pull rectifier at the specified load current is equal or higher than V_{I-min} . If it is not, the LDO will lose line-regulation and any variations at the input will pass straight through to the output. Hence below V_{I-min} the output voltage will follow the input and the regulator behaves like a simple conductor.

• The maximum regulator input voltage must be higher than the rectifier output under no-load. Under this condition there is no secondary current reflected back to the primary, thus making the voltage drop across R_{DS-on} negligible and allowing the entire converter input voltage to drop across the primary. At this point the secondary reaches its maximum voltage of

$$V_{S-max} = V_{IN-max} \times n$$

(2)

with V_{IN-max} as the maximum converter input voltage and n as the transformer turns ratio. Thus to prevent the LDO from damage the maximum regulator input voltage must be higher than V_{S-max} . $\frac{1}{5}$ 2 lists the maximum secondary voltages for various turns ratios commonly applied in push-pull converters with 100 mA output drive.

	LDO			
CONFIGURATION	V _{IN-max} [V]	TURNS-RATIO	V _{S-max} [V]	V _{I-max} [V]
3.3 V_{IN} to 3.3 V_{OUT}	3.6	1.5 ± 3%	5.6	6 to 10
3.3 V_{IN} to 5 V_{OUT}	3.6	2.2 ± 3%	8.2	10
5 V _{IN} to 5 V _{OUT}	5.5	1.5 ± 3%	8.5	10

表 2. Required Maximum LDO Input Voltages for Various Push-Pull Configurations

9.2.2.3 Diode Selection

A rectifier diode should always possess low-forward voltage to provide as much voltage to the converter output as possible. When used in high-frequency switching applications, such as the SN6501 however, the diode must also possess a short recovery time. Schottky diodes meet both requirements and are therefore strongly recommended in push-pull converter designs. A good choice for low-volt applications and ambient temperatures of up to 85°C is the low-cost Schottky rectifier MBR0520L with a typical forward voltage of 275 mV at 100-mA forward current. For higher output voltages such as ± 10 V and above use the MBR0530 which provides a higher DC blocking voltage of 30 V.

Lab measurements have shown that at temperatures higher than 100°C the leakage currents of the above Schottky diodes increase significantly. This can cause thermal runaway leading to the collapse of the rectifier output voltage. Therefore, for ambient temperatures higher than 85°C use low-leakage Schottky diodes, such as RB168M-40.




图 42. Diode Forward Characteristics for MBR0520L (Left) and MBR0530 (Right)



9.2.2.4 Capacitor Selection

The capacitors in the converter circuit in **8** 45 are multi-layer ceramic chip (MLCC) capacitors.

As with all high speed CMOS ICs, the SN6501 requires a bypass capacitor in the range of 10 nF to 100 nF.

The input bulk capacitor at the center-tap of the primary supports large currents into the primary during the fast switching transients. For minimum ripple make this capacitor 1 μ F to 10 μ F. In a 2-layer PCB design with a dedicated ground plane, place this capacitor close to the primary center-tap to minimize trace inductance. In a 4-layer board design with low-inductance reference planes for ground and V_{IN}, the capacitor can be placed at the supply entrance of the board. To ensure low-inductance paths use two vias in parallel for each connection to a reference plane or to the primary center-tap.

The bulk capacitor at the rectifier output smoothes the output voltage. Make this capacitor 1 µF to 10 µF.

The small capacitor at the regulator input is not necessarily required. However, good analog design practice suggests, using a small value of 47 nF to 100 nF improves the regulator's transient response and noise rejection.

The LDO output capacitor buffers the regulated output for the subsequent isolator and transceiver circuitry. The choice of output capacitor depends on the LDO stability requirements specified in the data sheet. However, in most cases, a low-ESR ceramic capacitor in the range of 4.7 µF to 10 µF will satisfy these requirements.

9.2.2.5 Transformer Selection

9.2.2.5.1 V-t Product Calculation

To prevent a transformer from saturation its V-t product must be greater than the maximum V-t product applied by the SN6501. The maximum voltage delivered by the SN6501 is the nominal converter input plus 10%. The maximum time this voltage is applied to the primary is half the period of the lowest frequency at the specified input voltage. Therefore, the transformer's minimum V-t product is determined through:

$$Vt_{min} \ge V_{IN-max} \times \frac{T_{max}}{2} = \frac{V_{IN-max}}{2 \times f_{min}}$$
(3)

Inserting the numeric values from the data sheet into the equation above yields the minimum V-t products of

$$Vt_{min} \ge \frac{3.6 V}{2 \times 250 \text{ kHz}} = 7.2 \text{ V}\mu s$$
 for 3.3 V, and

$$Vt_{min} \ge \frac{5.5 V}{2 \times 300 \text{ kHz}} = 9.1 \text{ V}\mu \text{s}$$
 for 5 V applications. (4)

Common V-t values for low-power center-tapped transformers range from 22 V μ s to 150 V μ s with typical footprints of 10 mm x 12 mm. However, transformers specifically designed for PCMCIA applications provide as little as 11 V μ s and come with a significantly reduced footprint of 6 mm x 6 mm only.

While Vt-wise all of these transformers can be driven by the SN6501, other important factors such as isolation voltage, transformer wattage, and turns ratio must be considered before making the final decision.

9.2.2.5.2 Turns Ratio Estimate

Assume the rectifier diodes and linear regulator has been selected. Also, it has been determined that the transformer choosen must have a V-t product of at least 11 Vµs. However, before searching the manufacturer websites for a suitable transformer, the user still needs to know its minimum turns ratio that allows the push-pull converter to operate flawlessly over the specified current and temperature range. This minimum transformation ratio is expressed through the ratio of minimum secondary to minimum primary voltage multiplied by a correction factor that takes the transformer's typical efficiency of 97% into account:

$$V_{P-min} = V_{IN-min} - V_{DS-max}$$
⁽⁵⁾

 V_{S-min} must be large enough to allow for a maximum voltage drop, V_{F-max} , across the rectifier diode and still provide sufficient input voltage for the regulator to remain in regulation. From the LDO SELECTION section, this minimum input voltage is known and by adding V_{F-max} gives the minimum secondary voltage with:

$$V_{S-min} = V_{F-max} + V_{DO-max} + V_{O-max}$$

版权 © 2013-2014, Texas Instruments Incorporated

(6)






图 43. Establishing the Required Minimum Turns Ratio Through N_{min} = 1.031 × V_{S-min} / V_{P-min}

Then calculating the available minimum primary voltage, V_{P-min}, involves subtracting the maximum possible drainsource voltage of the SN6501, V_{DS-max}, from the minimum converter input voltage V_{IN-min}:

$$V_{P-\min} = V_{IN-\min} - V_{DS-\max}$$
⁽⁷⁾

V_{DS-max} however, is the product of the maximum R_{DS(on)} and I_D values for a given supply specified in the SN6501 data sheet:

$$V_{DS-max} = R_{DS-max} \times I_{Dmax}$$
(8)

Then inserting 公式 8 into 公式 / yields:

$$V_{P-min} = V_{IN-min} - R_{DS-max} \times I_{Dmax}$$
(9)

and inserting 公式 9 and 公式 6 into 公式 5 provides the minimum turns ration with:

$$n_{min} = 1.031 \times \frac{V_{F-max} + V_{DO-max} + V_{O-max}}{V_{IN-min} - R_{DS-max} \times I_{D-max}}$$
(10)

Example:

For a 3.3 V_{IN} to 5 V_{OUT} converter using the rectifier diode MBR0520L and the 5 V LDO TPS76350, the data sheet values taken for a load current of 100 mA and a maximum temperature of 85°C are V_{F-max} = 0.2 V, $V_{DO-max} = 0.2 \text{ V}$, and $V_{O-max} = 5.175 \text{ V}$.

Then assuming that the converter input voltage is taken from a 3.3 V controller supply with a maximum ±2% accuracy makes V_{IN-min} = 3.234 V. Finally the maximum values for drain-source resistance and drain current at 3.3 V are taken from the SN6501 data sheet with $R_{DS-max} = 3 \Omega$ and $I_{D-max} = 150 \text{ mA}$.

Inserting the values above into 公式 10 yields a minimum turns ratio of:

$$n_{min} = 1.031 \times \frac{0.2V + 0.2V + 5.175 V}{3.234 V - 3 \Omega \times 150 mA} = 2$$
(11)

Most commercially available transformers for 3-to-5 V push-pull converters offer turns ratios between 2.0 and 2.3 with a common tolerance of $\pm 3\%$.

9.2.2.5.3 Recommended Transformers

Depending on the application, use the minimum configuration in 8 44 or standard configuration in 8 45.





图 44. Unregulated Output for Low-Current Loads With Wide Supply Range





The Wurth Electronics Midcom isolation transformers in $\frac{1}{5}$ 3 are optimized designs for the SN6501, providing high efficiency and small form factor at low-cost.

The 1:1.1 and 1:1.7 turns-ratios are designed for logic applications with wide supply rails and low load currents. These applications operate without LDO, thus achieving further cost-reduction.

Turns Ratio	V x T (Vµs)	Isolation (V _{RMS})	Dimensions (mm)	Application	LDO	Figures	Order No.	Manufacturer									
1:1.1 ±2%	7			$3.3~\text{V} \rightarrow 3.3~\text{V}$		图 1 图 2	760390011	Wurth Electronics/ Midcom									
1:1.1 ±2%				$5 \text{ V} \rightarrow 5 \text{ V}$	No	图 3 图 4	760390012										
1:1.7 ±2%				$3.3 \text{ V} \rightarrow 5 \text{ V}$		图 5 图 6	760390013										
1:1.3 ±2%	11	2500	6.73 x 10.05 x 4.19	$\begin{array}{c} 3.3 \ V \rightarrow 3.3 \ V \\ 5 \ V \rightarrow 5 \ V \end{array}$	Yes	图 7 图 8 图 9 图 10	760390014										
1:2.1 ±2%				$3.3 \text{ V} \rightarrow 5 \text{ V}$		图 11 图 12	760390015										
1.23:1 ±2%				$5~\text{V} \rightarrow 3.3~\text{V}$		图 13 图 14	750313710										
1:1.1 ±2%				$3.3 \text{ V} \rightarrow 3.3 \text{ V}$		图 15 图 16	750313734										
1:1.1 ±2%				$5 \text{ V} \rightarrow 5 \text{ V}$	No	图 17 图 18	750313734										
1:1.7 ±2%			9.14 x 12.7 x 7.37	$3.3 \text{ V} \rightarrow 5 \text{ V}$		图 19 图 20	750313769										
1:1.3 ±2%	11	5000		$\begin{array}{c} 3.3 \ V \rightarrow 3.3 \ V \\ 5 \ V \rightarrow 5 \ V \end{array}$		图 21 图 22 图 23 图 24	750313638										
1:2.1 ±2%				$3.3 \text{ V} \rightarrow 5 \text{ V}$	Yes	图 25 图 26	750313626										
1.3:1 ±2%														$5~\text{V} \rightarrow 3.3~\text{V}$		图 27 图 28	750313638

表 3. Recommended Isolation Transformers Optimized for SN6501

SN6501-Q1

ZHCSB64A-JUNE 2013-REVISED SEPTEMBER 2014

www.ti.com.cn

INSTRUMENTS


FEXAS

9.2.3 Application Curve

See $\frac{1}{5}$ 3 for application curves.

9.2.4 Higher Output Voltage Designs

The SN6501 can drive push-pull converters that provide high output voltages of up to 30 V, or bipolar outputs of up to ± 15 V. Using commercially available center-tapped transformers, with their rather low turns ratios of 0.8 to 5, requires different rectifier topologies to achieve high output voltages. 🛛 46 to 🖄 49 show some of these topologies together with their respective open-circuit output voltages.









图 47. Bridge Rectifier Without Center-Tapped Secondary Performs Voltage Doubling

图 49. Half-Wave Rectifier Without Centered

Ground and Center-Tapped Secondary Performs

Voltage Doubling Twice, Hence Quadrupling V_{IN}

∘ V_{OUT} =4n·V_{IN}





9.2.5 Application Circuits

The following application circuits are shown for a 3.3 V input supply commonly taken from the local, regulated micro-controller supply. For 5 V input voltages requiring different turn ratios refer to the transformer manufacturers and their websites listed in $\frac{1}{5}$ 4.

Coilcraft Inc.	http://www.coilcraft.com
Halo-Electronics Inc.	http://www.haloelectronics.com
Murata Power Solutions	http://www.murata-ps.com
Wurth Electronics Midcom Inc	http://www.midcom-inc.com

表 4. Transformer Manufacturers



Certain components might not possess AEC-Q100 Q1 qualification. For more detailed information on qualified components for automotive applications please refer to the automotive web page: http://www.ti.com/lsds/ti/apps/automotive/applications.page.




图 50. Isolated RS-485 Interface



SN6501-Q1 ZHCSB64A – JUNE 2013–REVISED SEPTEMBER 2014




图 51. Isolated Can Interface





图 52. Isolated RS-232 Interface













图 54. Isolated SPI Interface for an Analog Input Module With 16 Inputs













10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 3.3 V and 5 V nominal. This input supply must be regulated within $\pm 10\%$. If the input supply is located more than a few inches from the SN6501 a 0.1µF by-pass capacitor should be connected as possible to the device V_{CC} pin, and a 10 µF capacitor should be connected close to the transformer center-tap pin.

11 Layout

11.1 Layout Guidelines

- The V_{IN} pin must be buffered to ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1 μF to 10 μF. The capacitor must have a voltage rating of 10 V minimum and a X5R or X7R dielectric.
- The optimum placement is closest to the V_{IN} and GND pins at the board entrance to minimize the loop area formed by the bypass-capacitor connection, the V_{IN} terminal, and the GND pin. See 图 57 for a PCB layout example.
- The connections between the device D1 and D2 pins and the transformer primary endings, and the connection of the device V_{CC} pin and the transformer center-tap must be as close as possible for minimum trace inductance.
- The connection of the device V_{CC} pin and the transformer center-tap must be buffered to ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1µF to 10 µF. The capacitor must have a voltage rating of 16 V minimum and a X5R or X7R dielectric.
- The device GND pins must be tied to the PCB ground plane using two vias for minimum inductance.
- The ground connections of the capacitors and the ground plane should use two vias for minimum inductance.
- The rectifier diodes should be Schottky diodes with low forward voltage in the 10 mA to 100 mA current range to maximize efficiency.
- The V_{OUT} pin must be buffered to ISO-Ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1μF to 10 μF. The capacitor must have a voltage rating of 16 V minimum and a X5R or X7R dielectric.

11.2 Layout Example




图 57. Layout Example of a 2-Layer Board (SN6501)

TEXAS INSTRUMENTS

www.ti.com.cn

12 器件和文档支持

12.1 器件支持

12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

12.2 商标

All trademarks are the property of their respective owners.

12.3 静电放电警告

12.4 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对 本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN6501QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SBRQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN6501QDBVRQ1	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

24-Apr-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN6501QDBVRQ1	SOT-23	DBV	5	3000	180.0	180.0	18.0

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司