

MAX3221E 具有 $\pm 15\text{kV}$ IEC ESD 保护功能的 3V 至 5.5V 单通道 RS-232 线路驱动器/接收器

1 特性

- 为 RS-232 引脚提供 ESD 保护
 - $\pm 15\text{kV}$ 人体放电模型 (HBM)
 - $\pm 8\text{kV}$ (IEC 61000-4-2, 接触放电)
 - $\pm 15\text{kV}$ (IEC 61000-4-2, 空气间隙放电)
- 符合或超出 TIA/EIA-232-F 和 ITU v.28 标准的要求
- 由 3V 至 5.5V V_{CC} 电源供电
- 速率高达 250kbit/s
- 一个驱动器和一个接收器
- 低待机电流: $1\mu\text{A}$ (典型值)
- 接受 5V 逻辑输入及 3.3V 电源
- 自动断电功能可自动禁用驱动器来节省能耗
- 备选高速器件 (1Mbit/s)
 - SN75C3221E 和 SN65C3221E

2 应用

- 工业 PC
- 有线网络
- 数据中心和企业级计算
- 电池供电型系统
- PDA
- 笔记本电脑
- 便携式计算机
- 掌上电脑
- 手持设备

3 说明


MAX3221E 是一个单驱动器、单接收器 RS-232 解决方案, 通过单个 V_{CC} 电源供电。RS-232 引脚提供 IEC 61000-4-2 ESD 保护。该器件符合 TIA/EIA-232-F 的要求并在异步通信控制器与串行端口连接器之间提供电气接口。电荷泵和四个小型外部电容器支持由 3V 至 5.5V 单电源供电。这些器件以高达 250kbit/s 的数据信号传输速率和最高为 $30\text{V}/\mu\text{s}$ 的驱动器输出压摆率运行。

可提供灵活的电源管理控制选项。当接收器断开连接或远程驱动器断电时, 自动断电功能会禁用驱动器和电荷泵。可以手动启用或禁用驱动器。当接收器输入断开或断电时, **INVALID** 输出变为低电平。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
MAX3221ECDB、 MAX3221EIDB	SSOP (16)	6.20mm x 5.30mm
MAX3221ECPW、 MAX3221EIPW	TSSOP (16)	5.00mm x 4.40mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。



方框图



Table of Contents

1 特性	1	8 Detailed Description	12
2 应用	1	8.1 Overview.....	12
3 说明	1	8.2 Functional Block Diagram.....	12
4 Revision History	2	8.3 Feature Description.....	12
5 Pin Configuration and Functions	3	8.4 Device Functional Modes.....	13
6 Specifications	4	9 Application and Implementation	14
6.1 Absolute Maximum Ratings.....	4	9.1 Application Information.....	14
6.2 ESD Ratings.....	4	9.2 Typical Application.....	14
6.3 ESD Ratings - IEC Specifications.....	4	10 Power Supply Recommendations	17
6.4 Recommended Operating Conditions.....	5	11 Layout	17
6.5 Thermal Information.....	5	11.1 Layout Guidelines.....	17
6.6 Electrical Characteristics.....	5	11.2 Layout Example.....	17
6.7 Electrical Characteristics: Driver.....	6	12 Device and Documentation Support	18
6.8 Electrical Characteristics: Receiver.....	6	12.1 接收文档更新通知.....	18
6.9 Electrical Characteristics: Auto-Power Down.....	6	12.2 支持资源.....	18
6.10 Switching Characteristics: Driver.....	7	12.3 Trademarks.....	18
6.11 Switching Characteristics: Receiver.....	7	12.4 静电放电警告.....	18
6.12 Switching Characteristics: Auto-Power Down.....	7	12.5 术语表.....	18
6.13 Typical Characteristics.....	8	13 Mechanical, Packaging, and Orderable Information	18
7 Parameter Measurement Information	9		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision B (March 2016) to Revision C (July 2021)	Page
• 更改了 <i>应用</i> 列表.....	1
• Added <i>ESD ratings IEC Specifications</i> table and added a table note for the minimum requirement to meet the IEC ESD level.....	4
• Changed values in the <i>Thermal Information</i> table for DB and PW packages.....	5

Changes from Revision A (May 2006) to Revision B (March 2016)	Page
• 添加了 <i>ESD</i> 等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分.....	1
• 删除了 <i>订购信息</i> 表；请参阅数据表末尾的 POA.....	1
• Changed $R_{\theta JA}$ thermal values: 82 to 92 for DB package and 108 to 100.3 for PW Package.....	5

5 Pin Configuration and Functions




图 5-1. DB or PW Package, 16-Pin SSOP or TSSOP, Top View

表 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
C1+	2	—	Positive terminals of the voltage-doubler charge pump capacitors
C2+	5		
C1 -	4		
C2 -	6		
DIN	11	I	Driver input
DOUT	13	O	RS-232 driver output
EN	1	I	Low input enables receiver ROUT output. High input sets ROUT to high impedance.
FORCEOFF	16	I	Automatic power-down control input
FORCEON	12	I	Automatic power-down control input
GND	14	—	Ground
INVALID	10	O	Invalid output pin. Output low when RIN input is unpowered.
RIN	8	I	RS-232 receiver input
ROUT	9	O	Receiver output
V _{CC}	15	—	3-V to 5.5-V supply voltage
V+	3	O	5.5-V supply generated by the charge pump
V-	7	O	- 5.5-V supply generated by the charge pump

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
V _{CC}	Supply voltage ⁽²⁾	- 0.3	6	V	
V+	Positive output supply voltage ⁽²⁾	- 0.3	7	V	
V-	Negative output supply voltage ⁽²⁾	0.3	- 7	V	
V+ - V-	Supply voltage difference ⁽²⁾		13	V	
V _I	Input voltage	DIN, FORCEOFF, FORCEON, EN	- 0.3	6	V
		RIN	- 25	25	
V _O	Output voltage	DOUT	- 13.2	13.2	V
		ROUT, INVALID	- 0.3	V _{CC} + 0.3	
T _J	Operating virtual junction temperature		150	°C	
T _{stg}	Storage temperature	- 65	150	°C	

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltages are with respect to network GND.

6.2 ESD Ratings

			VALUE	UNIT	
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Pins 8 and 11	±15000	V
			All other pins	±2000	
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	All pins	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 ESD Ratings - IEC Specifications

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	IEC 61000-4-2 Contact Discharge, DOUT and RIN ⁽¹⁾	±8000	V
		IEC 61000-4-2 Air-Gap Discharge, DOUT and RIN ⁽¹⁾	±15000	

- (1) A minimum of 1-μF capacitor is required between VCC and GND to meet the specified IEC-ESD level.

6.4 Recommended Operating Conditions

See [图 9-1 \(1\)](#)

				MIN	NOM	MAX	UNIT	
Supply voltage		V _{CC} = 3.3 V		3	3.3	3.6	V	
		V _{CC} = 5 V		4.5	5	5.5		
V _{IH}	Driver and control high-level input voltage	DIN, FORCEOFF, FORCEON, EN		V _{CC} = 3.3 V		2	V	
				V _{CC} = 5 V		2.4		
V _{IL}	Driver and control low-level input voltage	DIN, FORCEOFF, FORCEON, EN				0.8	V	
V _I	Driver and control input voltage	DIN, FORCEOFF, FORCEON				0	5.5	V
V _I	Receiver input voltage					- 25	25	V
T _A	Operating free-air temperature	MAX3221EC				0	70	°C
		MAX3221EI				- 40	85	

(1) Test conditions are C1 - C4 = 0.1 μF at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2 - C4 = 0.33 μF at V_{CC} = 5 V ± 0.5 V.

6.5 Thermal Information

THERMAL METRIC ⁽¹⁾		MAX3221E		UNIT
		DB (SSOP)	PW (TSSOP)	
		16 PINS	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	105.8	110.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	51.9	41.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	57.6	57.2	°C/W
ψ _{JT}	Junction-to-top characterization parameter	14.1	4.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	56.8	56.6	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.6 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽²⁾

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
I _I	Input leakage current	FORCEOFF, FORCEON, EN			±0.01	±1	μA
I _{CC}	Auto-power down disabled	No load, FORCEOFF and FORCEON at V _{CC}			0.3	1	mA
	Powered off	V _{CC} = 3.3 V or 5 V, T _A = 25°C	No load, FORCEOFF at GND		1	10	μA
	Auto-power down enabled		No load, FORCEOFF at V _{CC} , FORCEON at GND, All RIN are open or grounded		1	10	

(1) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

(2) Test conditions are C1 - C4 = 0.1 μF at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2 - C4 = 0.33 μF at V_{CC} = 5 V ± 0.5 V.

6.7 Electrical Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽³⁾

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OH}	High-level output voltage DOUT at R _L = 3 k Ω to GND, DIN = GND	5	5.4		V
V _{OL}	Low-level output voltage DOUT at R _L = 3 k Ω to GND, DIN = V _{CC}	-5	-5.4		V
I _{IH}	High-level input current V _I = V _{CC}		± 0.01	± 1	μ A
I _{IL}	Low-level input current V _I = GND		± 0.01	± 1	μ A
I _{OS}	Short-circuit output current ⁽²⁾ V _{CC} = 3.6 V, V _O = 0 V V _{CC} = 5.5 V, V _O = 0 V		± 35	± 60	mA
			± 35	± 60	
r _o	Output resistance V _{CC} , V ₊ , and V ₋ = 0 V, V _O = ± 2 V	300	10M		Ω
I _{off}	Output leakage current FORCEOFF = GND	V _O = ± 12 V, V _{CC} = 3 V to 3.6 V		± 25	μ A
		V _O = ± 10 V, V _{CC} = 4.5 V to 5.5 V		± 25	

(1) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

(2) Short-circuit durations should be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one output should be shorted at a time.

(3) Test conditions are C1 - C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2 - C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

6.8 Electrical Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽²⁾

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OH}	High-level output voltage I _{OH} = -1 mA	V _{CC} - 0.6	V _{CC} - 0.1		V
V _{OL}	Low-level output voltage I _{OL} = 1.6 mA			0.4	V
V _{IT+}	Positive-going input threshold voltage V _{CC} = 3.3 V V _{CC} = 5 V		1.6	2.4	V
			1.9	2.4	
V _{IT-}	Negative-going input threshold voltage V _{CC} = 3.3 V V _{CC} = 5 V		0.6	1.1	V
			0.8	1.4	
V _{hys}	Input hysteresis (V _{IT+} - V _{IT-})		0.5		V
I _{off}	Output leakage current EN = V _{CC}		± 0.05	± 10	μ A
r _i	Input resistance V _I = ± 3 V to ± 25 V	3	5	7	k Ω

(1) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

(2) Test conditions are C1 - C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2 - C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

6.9 Electrical Characteristics: Auto-Power Down

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V _{T+(valid)}	Receiver input threshold for INVALID high-level output voltage FORCEON = GND, FORCEOFF = V _{CC}		2.7	V
V _{T-(valid)}	Receiver input threshold for INVALID high-level output voltage FORCEON = GND, FORCEOFF = V _{CC}	-2.7		V
V _{T(invalid)}	Receiver input threshold for I NVALID low-level output voltage FORCEON = GND, FORCEOFF = V _{CC}	-0.3	0.3	V
V _{OH}	INVALID high-level output voltage I _{OH} = -1 mA, FORCEON = GND, FORCEOFF = V _{CC}	V _{CC} - 0.6		V
V _{OL}	INVALID low-level output voltage I _{OL} = 1.6 mA, FORCEON = GND, FORCEOFF = V _{CC}		0.4	V

6.10 Switching Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽³⁾

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
	Maximum data rate	$C_L = 1000 \text{ pF}$,	$R_L = 3 \text{ k}\Omega$,	150	250		kbit/s
$t_{sk(p)}$	Pulse skew ⁽²⁾	$C_L = 150 \text{ pF}$ to 2500 pF ,	$R_L = 3 \text{ k}\Omega$ to $7 \text{ k}\Omega$, See 图 7-2		100		ns
$SR(tr)$	Slew rate, transition region (see 图 7-1)	$V_{CC} = 3.3 \text{ V}$, $R_L = 3 \text{ k}\Omega$ to $7 \text{ k}\Omega$	$C_L = 150 \text{ pF}$ to 1000 pF	6		30	V/ μs
			$C_L = 150 \text{ pF}$ to 2500 pF	4		30	

- (1) All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^\circ\text{C}$.
- (2) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.
- (3) Test conditions are $C1 - C4 = 0.1 \mu\text{F}$ at $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$; $C1 = 0.047 \mu\text{F}$, $C2 - C4 = 0.33 \mu\text{F}$ at $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$.

6.11 Switching Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽³⁾

PARAMETER		TEST CONDITIONS	TYP ⁽¹⁾	UNIT
t_{PLH}	Propagation delay time, low- to high-level output	$C_L = 150 \text{ pF}$, See 图 7-3	150	ns
t_{PHL}	Propagation delay time, high- to low-level output	$C_L = 150 \text{ pF}$, See 图 7-3	150	ns
t_{en}	Output enable time	$C_L = 150 \text{ pF}$, $R_L = 3 \text{ k}\Omega$, See 图 7-4	200	ns
t_{dis}	Output disable time	$C_L = 150 \text{ pF}$, $R_L = 3 \text{ k}\Omega$, See 图 7-4	200	ns
$t_{sk(p)}$	Pulse skew ⁽²⁾	See 图 7-3	50	ns

- (1) All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^\circ\text{C}$.
- (2) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.
- (3) Test conditions are $C1 - C4 = 0.1 \mu\text{F}$ at $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$; $C1 = 0.047 \mu\text{F}$, $C2 - C4 = 0.33 \mu\text{F}$ at $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$.

6.12 Switching Characteristics: Auto-Power Down





over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TYP ⁽¹⁾	UNIT
t_{valid}	Propagation delay time, low- to high-level output	1	μs
$t_{invalid}$	Propagation delay time, high- to low-level output	30	μs
t_{en}	Supply enable time	100	μs


- (1) All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25^\circ\text{C}$.

6.13 Typical Characteristics

$T_A = 25^\circ\text{C}$; $V_{CC} = 3.3\text{V}$




7 Parameter Measurement Information




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbps, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \leq 10 \text{ ns}$, $t_f \leq 10 \text{ ns}$.

图 7-1. Driver Slew Rate




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbps, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \leq 10 \text{ ns}$, $t_f \leq 10 \text{ ns}$.

图 7-2. Driver Pulse Skew




- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $Z_O = 50 \Omega$, 50% duty cycle, $t_r \leq 10 \text{ ns}$, $t_f \leq 10 \text{ ns}$.

图 7-3. Receiver Propagation Delay Times






TEST CIRCUIT



VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: $Z_O = 50 \Omega$, 50% duty cycle, $t_r \leq 10 \text{ ns}$, $t_f \leq 10 \text{ ns}$.
- C. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- D. t_{PZL} and t_{PZH} are the same as t_{en} .

图 7-4. Receiver Enable and Disable Times



† Auto-powerdown disables drivers and reduces supply current to $1 \mu\text{A}$.

图 7-5. $\overline{\text{INVALID}}$ Propagation Delay Times and Driver Enabling Time

8 Detailed Description

8.1 Overview

The MAX3221E is a single driver, single receiver RS-232 solution operating from a single V_{CC} supply. The RS-232 pins provide IEC 61000-4-2 ESD protection. The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. These devices operate at data signaling rates up to 250 kbit/s and a maximum of 30-V/ μ s driver output slew rate.

Flexible control options for power management are available when the serial port is inactive. The auto-power-down feature functions when $\overline{\text{FORCEON}}$ is low and $\overline{\text{FORCEOFF}}$ is high. During this mode of operation, if the device does not sense a valid RS-232 signal on the receiver input, the driver output is disabled. If $\overline{\text{FORCEOFF}}$ is set low and $\overline{\text{EN}}$ is high, both the driver and receiver are shut off, and the supply current is reduced to 1 μ A. Disconnecting the serial port or turning off the peripheral drivers causes the auto-power-down condition to occur. Auto-power down can be disabled when $\overline{\text{FORCEON}}$ and $\overline{\text{FORCEOFF}}$ are high. With auto-power down enabled, the device is activated automatically when a valid signal is applied to the receiver input. The $\overline{\text{INVALID}}$ output notifies the user if an RS-232 signal is present at the receiver input. $\overline{\text{INVALID}}$ is high (valid data) if the receiver input voltage is greater than 2.7 V or less than -2.7 V, or has been between -0.3 V and 0.3 V for less than 30 μ s. $\overline{\text{INVALID}}$ is low (invalid data) if the receiver input voltage is between -0.3 V and 0.3 V for more than 30 μ s. See [Figure 7-1](#) for receiver input levels.

8.2 Functional Block Diagram




图 8-1. Logic Diagram (Positive Logic)

8.3 Feature Description

8.3.1 Power

The power block increases, inverts, and regulates voltage at $V+$ and $V-$ pins using a charge pump that requires four external capacitors. Auto-power-down feature for driver is controlled by $\overline{\text{FORCEON}}$ and $\overline{\text{FORCEOFF}}$ inputs. Receiver is controlled by $\overline{\text{EN}}$ input. When MAX3221E is unpowered, it can be safely connected to an active remote RS-232 device.

8.3.2 RS-232 Driver

One driver interfaces standard logic levels to RS-232 levels. DIN input must be valid high or low.

8.3.3 RS-232 Receiver

One receiver interfaces RS-232 levels to standard logic levels. An open input results in a high output on ROUT. RIN input includes an internal standard RS-232 load. A logic high input on the $\overline{\text{EN}}$ pin shuts down the receiver output.

8.3.4 RS-232 Status

The $\overline{\text{INVALID}}$ output goes low when RIN input is unpowered for more than 30 μs . The $\overline{\text{INVALID}}$ output goes high when receiver has a valid input. The $\overline{\text{INVALID}}$ output is active when V_{CC} is powered irregardless of FORCEON and FORCEOFF inputs (see 表 8-3).

8.4 Device Functional Modes

表 8-1, 表 8-2, and 表 8-3 show the behavior of the driver, receiver, and $\overline{\text{INVALID}}$ features under all possible relevant combinations of inputs.

表 8-1. Function Tables Each Driver⁽¹⁾

INPUTS				OUTPUT DOUT	DRIVER STATUS
DIN	FORCEON	FORCEOFF	VALID RIN RS-232 LEVEL		
X	X	L	X	Z	Powered off
L	H	H	X	H	Normal operation with auto-power down disabled
H	H	H	X	L	
L	L	H	Yes	H	Normal operation with auto-power down enabled
H	L	H	Yes	L	
L	L	H	No	Z	Powered off by auto-power down feature
H	L	H	No	Z	

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

表 8-2. Each Receiver⁽¹⁾

INPUTS			OUTPUT ROUT
RIN	$\overline{\text{EN}}$	VALID RIN RS-232 LEVEL	
L	L	X	H
H	L	X	L
X	H	X	Z
Open	L	No	H

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = disconnected input or connected driver off

表 8-3. $\overline{\text{INVALID}}$ ⁽¹⁾

INPUTS				OUTPUT
RIN	FORCEON	FORCEOFF	EN	$\overline{\text{INVALID}}$
L	X	X	X	H
H	X	X	X	H
Open	X	X	X	L

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

9 Application and Implementation

Note


以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Application Information

The MAX3221E line driver and receiver is a specialized device for 3-V to 5.5-V RS-232 communication applications. This application is a generic implementation of this device with all required external components. For proper operation, add capacitors as shown in [图 9-1](#).

9.2 Typical Application

ROUT and DIN connect to UART or general purpose logic lines. FORCEON and FORCEOFF may be connected general purpose logic lines or tied to ground or V_{CC} . INVALID may be connected to a general purpose logic line or left unconnected. RIN and DOUT lines connect to a RS-232 connector or cable. DIN, FORCEON, and FORCEOFF inputs must not be left unconnected.



(1) C3 can be connected to V_{CC} or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

V_{CC} vs CAPACITOR VALUES

V_{CC}	C1	C2, C3, and C4
3.3 V \pm 0.3 V	0.1 μ F	0.1 μ F
5 V \pm 0.5 V	0.047 μ F	0.33 μ F
3 V to 5.5 V	0.1 μ F	0.47 μ F

Copyright © 2016, Texas Instruments Incorporated

图 9-1. Typical Operating Circuit and Capacitor Values



9.2.1 Design Requirements

- Recommended V_{CC} is 3.3 V or 5 V.
 - 3 V to 5.5 V is also possible
- Maximum recommended bit rate is 250 kbps.
- Use capacitors as shown in 图 9-1.

9.2.2 Detailed Design Procedure

- DIN, $\overline{\text{FORCEOFF}}$ and FORCEON inputs must be connected to valid low or high logic levels.
- Select capacitor values based on V_{CC} level for best performance.

9.2.3 Application Curves



10 Power Supply Recommendations

TI recommends a 0.1- μ F capacitor to filter noise on the power supply pin. For additional filter capability, a 0.01- μ F capacitor may be added in parallel as well. Power supply input voltage is recommended to be any valid level in [节 6.4](#).

11 Layout

11.1 Layout Guidelines

Keep the external capacitor traces short. This is more important on C1 and C2 nodes that have the fastest rise and fall times. Make the impedance from MAX3221E ground pin and circuit board's ground plane as low as possible for best ESD performance. Use wide metal and multiple vias on both sides of ground pin.

11.2 Layout Example




图 11-1. MAX3221E Layout Example

12 Device and Documentation Support

12.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.2 支持资源

TI E2E™ [支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.5 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MAX3221ECDBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP221EC	Samples
MAX3221ECDBRG4	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP221EC	Samples
MAX3221ECPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	MP221EC	Samples
MAX3221EIDBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples
MAX3221EIDBRG4	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples
MAX3221EIPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples
MAX3221EIPWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP221EI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX3221ECDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
MAX3221ECPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221EIDBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
MAX3221EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221EIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221EIPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MAX3221EIPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX3221ECDBR	SSOP	DB	16	2000	356.0	356.0	35.0
MAX3221ECPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
MAX3221EIDBR	SSOP	DB	16	2000	356.0	356.0	35.0
MAX3221EIPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
MAX3221EIPWR	TSSOP	PW	16	2000	364.0	364.0	27.0
MAX3221EIPWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0
MAX3221EIPWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DB0016A



PACKAGE OUTLINE

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



4220763/A 05/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-150.

EXAMPLE BOARD LAYOUT

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4220763/A 05/2022

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4220763/A 05/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司