## LP239, LP339, LP2901 LOW-POWER QUAD DIFFERENTIAL COMPARATORS

SLCS004B - OCTOBER 1987 - REVISED SEPTEMBER 2004

**D OR N PACKAGE** (TOP VIEW)

The LP239 is obsolete and is no longer supplied.

- Wide Supply-Voltage Range ... 3 V to 30 V
- **Ultralow Power Supply Current Drain** . . . 60 μ**A Typ**
- Low Input Biasing Current ... 3 nA
- Low Input Offset Current . . . ±0.5 nA
- Low Input Offset Voltage . . . ±2 mV
- **Common-Mode Input Voltage Includes** Ground
- **Output Voltage Compatible With MOS and CMOS Logic**
- **High Output Sink-Current Capability** (30 mA at  $V_0 = 2V$ )
- **Power Supply Input Reverse-Voltage** Protected
- Single-Power-Supply Operation
- Pin-for-Pin Compatible With LM239, LM339, LM2901

### description/ordering information

The LP239, LP339, LP2901 are low-power quadruple differential comparators. Each device consists of four independent voltage comparators designed specifically to operate from a single power supply and typically to draw 60-µA drain current over a wide range of voltages. Operation from split power supplies also is possible and the ultra-low power-supply drain current is independent of the power-supply voltage.

Applications include limit comparators, simple analog-to-digital converters, pulse generators, squarewave generators, time-delay generators, voltage-controlled oscillators, multivibrators, and high-voltage logic gates. The LP239, LP339, LP2901 were designed specifically to interface with the CMOS logic family. The ultra-low power-supply current makes these products desirable in battery-powered applications.

The LP239 is characterized for operation from -25°C to 85°C. The LP339 is characterized for operation from 0°C to 70°C. The LP2901 is characterized for operation from -40°C to 85°C.

TA	V <sub>IO</sub> MAX AT 25°C	PACKAG	Eţ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C		PDIP (N)	Tube of 25	LP339N	LP339N
	±5 mV	SOIC (D)	Tube of 50	LP339D	1 0000
			Reel of 2500	LP339DR	LP339
		PDIP (N)	Tube of 25	LP2901N	LP2901N
–40°C to 85°C	±5 mV		Tube of 50	LP2901D	LP2901
		SOIC (D)	Reel of 2500	LP2901DR	LP2901

#### **ORDERING INFORMATION**

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated


10UT		$\cup$	] 30UT
4	1	14	
20UT	2	13	] 40UT
V <sub>CC</sub>	3	12	GND
2IN –[	4	11	] 4IN +
2IN + [	5	10	] 4IN –
1IN –[	6	9	] 3IN +
1IN + [	7	8	3IN –

## LP239, LP339, LP2901 LOW-POWER QUAD DIFFERENTIAL COMPARATORS

The LP239 is obsolete and is no longer supplied.

SLCS004B - OCTOBER 1987 - REVISED SEPTEMBER 2004

### schematic diagram (each comparator)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> (see Note 1) Differential input voltage, V <sub>ID</sub> (see Note 2)	
Input voltage range, V <sub>I</sub> (either input) Input current, V <sub>I</sub> $\leq$ -0.3 V (see Note 3)	
Duration of output short-circuit to ground (see Note 4) $\therefore$	
Continuous total dissipation (see Note 5)	
Operating free-air temperature range, T <sub>A</sub> : LP239	–25°C to 85°C
LP339	
LP2901	–40°C to 85°C
Package thermal impedance, $\theta_{JA}$ (see Notes 6 and 7): I	D package
	N package
Operating virtual junction temperature, T <sub>J</sub> Lead temperature range 1,6 mm (1/16 inch) from case for Storage temperature range, T <sub>stg</sub>	150°C        or 60 seconds: J package
5 i 5 / 3ig	

<sup>†</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground.
  - 2. Differential voltages are at IN+ with respect to IN -.
  - 3. This input current only exists when the voltage at any of the inputs is driven negative. The current flows through the collector-base junction of the input clamping device. In addition to the clamping device action, there is lateral n-p-n parasitic transistor action. This action is not destructive, and normal output states are reestablished when the input voltage returns to a value more positive than -0.3 V at  $T_A = 25^{\circ}$ C.
  - 4. Short circuits between outputs to V<sub>CC</sub> can cause excessive heating and eventual destruction.
  - 5. If the output transistors are allowed to saturate, the low-bias dissipation and the on-off characteristics of the outputs keep the dissipation very small (usually less than 100 mW).
  - Maximum power dissipation is a function of T<sub>J</sub>(max), θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is P<sub>D</sub> = (T<sub>J</sub>(max) – T<sub>A</sub>)/θ<sub>JA</sub>. Operating at the absolute maximum T<sub>J</sub> of 150°C can impact reliability.
  - 7. The package thermal impedance is calculated in accordance with JESD 51-7.

DISSIPATION RATING TABLE										
PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING						
J	1025 mW	8.2 mW/°C	656 mW	533 mW						



SLCS004B - OCTOBER 1987 - REVISED SEPTEMBER 2004

#### recommended operating conditions

					LP339		LP2901		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		3	30	3	30	3	30	V	
		$V_{CC} = 5 V$	0	3	0	3	0	3	V	
VIC	Common-mode input voltage	$V_{CC} = 30 V$	0	28	0	28	0	28	V	
.,		$V_{CC} = 5 V$	0	3	0	3	0	3	V	
VI	Input voltage	$V_{CC} = 30 V$	0	28	0	28	0	28	V	
TA	Operating free-air temperature		-25	85	0	70	-40	85	°C	

### electrical characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
		$V_{CC} = 5 V \text{ to } 30 V,$	V <sub>O</sub> = 2 V,	25°C	±2		±5	
VIO	Input offset voltage	RS = 0,					±9	mV
	land offerst summert		25°C		±0.5	±5	- 4	
IIO	Input offset current					±1	±15	nA
		Coo Noto 7		25°C		-2.5	-25	
l <sub>IB</sub>	Input bias current	See Note 7	Full range		-4	-40	nA	
	Common-mode input voltage VICR range	O's sta surratu		25°C	0 to V <sub>CC</sub> – 1.5			V
VICR		Single supply		Full range	0 to V <sub>CC</sub> – 2			
AVD	Large-signal differential voltage amplification	V <sub>CC</sub> = 15 V,	RL = 15 kΩ			500		V/mV
			$V_{O} = 2 V$ ,	25°C	20	30		
	Output sink current	$V_{I-} = 1 V,$ $V_{I+} = 0$	See Note 8	Full range	15			mA
		v + - 0	$V_{O} = 0.4 V$	25°C	0.2	0.7		
		V <sub>I+</sub> = 1 V,	V <sub>O</sub> = 5 V	25°C		0.1		nA
	Output leakage current	$V_{I-} = 0$	V <sub>O</sub> = 30 V	Full range			1	μA
VID	Differential input voltage	$V_{I} \leq 0$ (or $V_{CC}$ – on s	split supplies)				36	V
ICC	Supply current	$R_L = \infty$ all comparate	ors			60	100	μΑ

<sup>†</sup> Full range is –25°C to 85°C for the LP239, 0°C to 70°C for the LP339, and –40°C to 85°C for the LP2901.

NOTES: 8. VIO is measured over the full common-mode input voltage range.

 Because of the p-n-p input stage, the direction of the current is out of the device. This current essentially is constant (i.e., independent of the output state). No loading change exists on the reference or input lines as long as the common-mode input voltage range is not exceeded.

10. The output sink current is a function of the output voltage. These devices have a bimodal output section that allows them to sink (via a Darlington connection) large currents at output voltages greater than 1.5 V, and smaller currents at output voltages less than 1.5 V.

### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, R<sub>L</sub> connected to 5 V through 5.1 k $\Omega$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Large-signal response time			1.3		
Response time	TTL logic swing, $V_{ref} = 1.4 V$		8		μs




## LP239, LP339, LP2901 LOW-POWER QUAD DIFFERENTIAL COMPARATORS

SLCS004B - OCTOBER 1987 - REVISED SEPTEMBER 2004

### APPLICATION INFORMATION

Figure 1 shows the basic configuration for using the LP239, LP339, or LP2901 comparator. Figure 2 shows the diagram for using one of these comparators as a CMOS driver.



#### Figure 1. Basic Comparator

#### Figure 2. CMOS Driver

All pins of any unused comparators should be grounded. The bias network of the LP239, LP339, and LP2901 establishes a drain current that is independent of the magnitude of the power-supply voltage over the range of 2 V to 30 V. It usually is necessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than  $V_{CC}$  without damaging the device. Protection should be provided to prevent the input voltages from going negative by more than -0.3 V. The output section has two distinct modes of operation: a Darlington mode and ground-emitter mode. This unique drive circuit permits the device to sink 30 mA at  $V_O = 2$  V in the Darlington mode and 700  $\mu$ A at  $V_O = 0.4$  V in the ground-emitter mode. Figure 3 is a simplified schematic diagram of the output section. The output section is configured in a Darlington connection (ignoring Q3). If the output voltage is held high enough (above 1 V), Q1 is not saturated and the output current is limited only by the product of the h<sub>FE</sub> of Q1, the h<sub>FE</sub> of Q2, and I1 and the 60- $\Omega$  saturation resistance of Q2. The devices are capable of driving LEDs, relays, etc. in this mode while maintaining an ultra-low power-supply current of 60  $\mu$ A, typically.




Figure 3. Output-Section Schematic Diagram



SLCS004B - OCTOBER 1987 - REVISED SEPTEMBER 2004

### **APPLICATION INFORMATION**

Without transistor Q3, if the output voltage were allowed to drop below 0.8 V, transistor Q1 would saturate, and the output current would drop to zero. The circuit would be unable to pull low current loads down to ground or the negative supply, if used. Transistor Q3 has been included to bypass transistor Q1 under these conditions and apply the current I1 directly to the base of Q2. The output sink current now is approximately I1 times the  $h_{FE}$  of Q2 (700  $\mu$ A at  $V_O = 0.4$  V). The output of the devices exhibits a bimodal characteristic, with a smooth transition between modes.

In both cases, the output is an uncommitted collector. Several outputs can be tied together to provide a dot logic function. An output pullup resistor can be connected to any available power-supply voltage within the permitted power-supply range, and there is no restriction on this voltage, based on the magnitude of the voltage that is supplied to  $V_{CC}$  of the package.





### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP2901D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2901	Samples
LP2901DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2901	Samples
LP2901DRE4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2901	Samples
LP2901DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2901	Samples
LP2901N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	LP2901N	Samples
LP339D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LP339	Samples
LP339DG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LP339	Samples
LP339DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	0 to 70	LP339	Samples
LP339DRE4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LP339	Samples
LP339DRG4	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LP339	Samples
LP339N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	LP339N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



#### www.ti.com

## PACKAGE OPTION ADDENDUM

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LP2901 :

• Automotive : LP2901-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects




Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2901DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LP2901DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LP339DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LP339DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LP339DR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
LP339DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LP339DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

9-Aug-2022



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2901DR	SOIC	D	14	2500	356.0	356.0	35.0
LP2901DR	SOIC	D	14	2500	340.5	336.1	32.0
LP339DR	SOIC	D	14	2500	340.5	336.1	32.0
LP339DR	SOIC	D	14	2500	356.0	356.0	35.0
LP339DR	SOIC	D	14	2500	364.0	364.0	27.0
LP339DRG4	SOIC	D	14	2500	340.5	336.1	32.0
LP339DRG4	SOIC	D	14	2500	356.0	356.0	35.0

### TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

### TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LP2901D	D	SOIC	14	50	507	8	3940	4.32
LP2901D	D	SOIC	14	50	506.6	8	3940	4.32
LP2901N	N	PDIP	14	25	506	13.97	11230	4.32
LP339D	D	SOIC	14	50	507	8	3940	4.32
LP339D	D	SOIC	14	50	506.6	8	3940	4.32
LP339DG4	D	SOIC	14	50	507	8	3940	4.32
LP339DG4	D	SOIC	14	50	506.6	8	3940	4.32
LP339N	N	PDIP	14	25	506	13.97	11230	4.32

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated