



具有集成开关的 6A 降压稳压器

查询样品: TPS53314

特性

- 转换输入电压范围: 3 V 至 15 V
- VDD 输入电压范围: 4.5 V 至 25 V
- 输出电压范围: 0.6 V 至 5.5 V
- 5V LDO 输出
- 具有 6A 连续输出电流的集成型功率 MOSFET
- <10µA 停机电流
- 用于提高轻负载效率的 Auto-Skip Eco-mode™
- · 具有快速瞬态响应的 D-CAP™ 模式
- 可利用一个外部电阻器在 **250 kHz** 至 **1 MHz** 的范围内选择开关频率
- 内置 1%、0.6V 基准
- **0.7-ms**、**1.4-ms**、**2.8-ms** 和 **5.6-ms** 可选内部电 压伺服软启动
- 预充电启动能力
- 集成型升压开关
- 可通过外部电阻器来调节过流限值
- 过压/欠压、UVLO 和过热保护
- 支持全陶瓷输出电容器
- 漏极开路电源状态良好指示
- 采用 PowerPAD™ 的 40 引脚 QFN 封装

应用

- 服务器和台式计算机
- 笔记本电脑
- 电信设备


说明

TPS53314 是一款具有集成型 MOSFET 的 D-CAP™模式、6A 同步开关。 该器件专为实现易用性、低外部组件数和小型封装电源系统而设计。

该器件具有单轨输入支持能力、一个 20-mΩ 和一个 7.5-mΩ 集成型 MOSFET、1% 准确度、 0.6 V 基准以 及集成型升压开关。 部分具有竞争力的特性包括: > 96% 的最大效率、3 V 至 15 V 的宽输入电压范围、超低的外部组件数、用于实现超快瞬态响应的 D-CAP™模式控制、可选的自动跳跃和 PWM 操作方式、内部软启动控制、可调频率且无需补偿。

转换输入电压范围为 3 V 至 15 V, 电源电压范围为 4.5 V 至 25 V, 而输出电压范围则为 0.6 V 至 5.5 V。

TPS53314 采用 5 mm × 7 mm 40 引脚 QFN 封装,并具有 -40°C 至 85°C 的规定温度范围。



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

T _A	PACKAGE	ORDERING NUMBER	PINS	TRANSPORT MEDIA	MINIMUM QUANTITY	ECO PLAN
40°C to 95°C	Plastic QFN (RGF)	TPS53314RGFR	40	Tape and reel	3000	Green (RoHS and
–40°C to 85°C		TPS53314RGFT	40	Mini reel	250	no Pb/Br)

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

				VALUE	UNIT
	VIN (mai	supply)	-0.3 to 17		
	VDD		-0.3 to 28		
Input voltage range	VBST			-0.3 to 24	V
	VBST(wi	respect to LL)	-0.3 to 7		
	EN, TRIF	VFB, RF, MODE	-0.3 to 7		
	LL	DC		-1 to 23	
0		Pulse < 20 ns, E = 5 μJ		-7	V
Output voltage range	PGOOD,	/REG	-0.3 to 7	V	
	PGND		-0.3 to 0.3]	
Source/Sink Current	VBST			50	mA
Operating free-air temperatu	Operating free-air temperature, T _A				°C
Storage temperature range, T _{stg}					°C
Junction temperature range,	Junction temperature range, T _J				
Lead temperature 1,6 mm (1	/16 inch) fror	case for 10 seconds		300	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	TPS53314	LIMITO
	THERMAL METRICY	RGF(40 PINS)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	35.8	
θ_{JCtop}	Junction-to-case (top) thermal resistance	23.8	
θ_{JB}	Junction-to-board thermal resistance	10.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.4	C/VV
ΨЈВ	Junction-to-board characterization parameter	10.0	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	2.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



RECOMMENDED OPERATING CONDITIONS

		VALUE	UNIT
Input voltage range	VIN (main supply)	3 to 15	
	VDD	4.5 to 25	
	VBST		V
	VBST(with respect to LL)	4.5 to 6.5	
	EN, TRIP, VFB, RF, MODE	-0.1 to 6.5	
Output voltage range	LL	-0.8 to 15	V
	PGOOD, VREG	-0.1 to 6.5	V
Source/Sink Current	VBST	50	mA
Junction temperature rai	-40 to 125	°C	

ELECTRICAL CHARACTERISTICS

Over recommended free-air temperature range, VDD = 12 V (Unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY	VOLTAGE AND SUPPLY CURRENT	T .					
V_{VIN}	VIN pin power conversion input voltage		3		15	V	
V_{DD}	Supply input voltage		4.5		25	V	
I _{VIN(leak)}	VIN pin leakage current	V _{EN} = 0 V			1	μA	
I_{VDD}	VDD supply current	VDD current, T_A = 25°C, No Load, V_{EN} = 5 V, V_{VFB} = 0.630 V		420	590	μΑ	
I _{VDDSDN}	VDD shutdown current	VDD current, $T_A = 25$ °C, No Load, $V_{EN} = 0$ V			10	μΑ	
INTERNA	AL REFERENCE VOLTAGE						
		VFB voltage, CCM condition ⁽¹⁾		0.6000		V	
\ <u>\</u>	VED regulation valte re	$T_A = 25^{\circ}C$	0.597	0.600	0.603	V	
V_{VFB}	VFB regulation voltage	$T_A = 0$ °C to 85°C	0.5952	0.600	0.6048		
		$T_A = -40$ °C to 85°C	0.594	0.600	0.606		
I _{VFB}	VFB input current	V _{VFB} = 0.630 V, T _A = 25°C		0.002	0.2	μA	
LDO OU	ГРИТ				'		
V_{VREG}	LDO output voltage	0 mA ≤ I _{VREG} ≤ 30 mA	4.77	5.0	5.35	V	
I _{VREG}	LDO output current ⁽¹⁾	Maximum current allowed from LDO			30	mA	
V_{DO}	LDO drop out voltage	V _{DD} = 4.5 V, I _{VREG} = 30 mA			295	mV	
BOOT ST	TRAP SWITCH				'		
V _{FBST}	Forward voltage	$V_{VREG-VBST}$, $I_F = 10$ mA, $T_A = 25$ °C		0.1	0.2	V	
I _{VBSTLK}	VBST leakage current	V _{VBST} = 23 V, V _{LL} = 17 V, T _A = 25°C		0.01	1.5	μΑ	
DUTY AN	ND FREQUENCY CONTROL						
t _{OFF(min)}	Minimum off time	T _A = 25°C	150	260	400		
t _{ON(min)}	Minimum on time	$V_{VIN} = 17 \text{ V}, V_{OUT} = 0.6 \text{ V}, R_{RF} = 0 \Omega \text{ to VREG}, T_A = 25^{\circ}\text{C}^{(1)}$		35		ns	
SOFTST	ART				'		
		$R_{MODE} = 39 \text{ k}\Omega$		0.7			
	Internal SS time from V _{OUT} = 0 to	$R_{MODE} = 100 \text{ k}\Omega$		1.4		1	
t _{SS}	V _{OUT} = 95%	$R_{MODE} = 200 \text{ k}\Omega$		2.8		ms	
		$R_{MODE} = 470 \text{ k}\Omega$		5.6			
POWERO	GOOD				'		
		PG in from lower	92.5%	96%	98.5%		
V_{THPG}	PG threshold	PG in from higher	107.5%	110%	112.5%		
		PG hysteresis	2.5%	5%	7.8%		
R _{PG}	PG transistor on-resistance		15	30	55	Ω	
t _{PGDEL}	PG Delay after soft-start		0.8	1	1.2	ms	

⁽¹⁾ Ensured by design. Not production tested.



ELECTRICAL CHARACTERISTICS


Over recommended free-air temperature range, VDD = 12 V (Unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
LOGIC TH	IRESHOLD AND SETTING CONDITIONS	3							
	EN code on the order	Enable	1.8			V			
V_{EN}	EN voltage threshold	Disable			0.6				
I _{EN}	EN input current	V _{EN} = 5 V			1.0	μA			
		$R_{RF} = 0 \Omega$ to GND, $T_A = 25^{\circ}C^{(1)}$	200	250	300				
		$R_{RF} = 187 \text{ k}\Omega \text{ to GND, } T_A = 25^{\circ}\text{C}^{(1)}$	250	300	350				
		$R_{RF} = 619 \text{ k}\Omega \text{ to GND, } T_A = 25^{\circ}\text{C}^{(1)}$	350	400	450				
,	0 % 15 7	R _{RF} = Open, T _A = 25°C ⁽¹⁾	450	500	550	l			
f _{SW}	Switching frequency	$R_{RF} = 866 \text{ k}\Omega \text{ to VREG, } T_A = 25^{\circ}\text{C}^{(1)}$	580	650	720	kHz			
		$R_{RF} = 309 \text{ k}\Omega \text{ to VREG}, T_A = 25^{\circ}\text{C}^{(1)}$	670	750	820				
		$R_{RF} = 124 \text{ k}\Omega \text{ to VREG}, T_A = 25^{\circ}\text{C}^{(1)}$	770	850	930				
		$R_{RF} = 0 \Omega$ to VREG, $T_A = 25^{\circ}C^{(1)}$	880	970	1070	•			
PROTECT	TON: CURRENT SENSE								
I _{TRIP}	TRIP source current	V _{TRIP} = 1 V, T _A = 25°C	9.4	10.0	10.6	μA			
TC _{ITRIP}	TRIP current temperature coefficent	On the basis of 25°C ⁽²⁾		4700		ppm/°C			
V_{TRIP}	Current limit threshold setting range	V _{TRIP-GND} voltage	0.2		0.6	V			
	0	V _{TRIP} = 0.6 V	67	75	83	83 33 -67 -19			
V _{OCL}	Current limit threshold	V _{TRIP} = 0.2	19	26	33				
		V _{TRIP} = 0.6 V	-83	– 75	-67				
V_{OCLN}	Negative current limit threshold	V _{TRIP} = 0.2 V	-33	-26	-19				
		Positive	3	15		mV			
V _{AZCADJ}	Auto zero cross adjustable range	Negative		-15	-3				
PROTECT	TON: UVP and OVP								
V _{OVP}	OVP trip threshold	OVP detect	115%	120%	125%				
t _{OVPDEL}	OVP propagation delay time	VFB delay with 50-mV overdrive		1		μs			
V _{UVP}	Output UVP trip threshold time	UVP detect	65%	70%	75%				
t _{UVPDEL}	Output UVP propagation delay time		0.8	1	1.2	ms			
t _{UVPEN}	Output UVP enable delay time	from EN to UVP workable, $R_{MODE} = 39 \text{ k}\Omega$	2.0	2.6	3.2	ms			
UVLO		-							
.,	\\DEG \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	Wake up	4.00	4.20	4.32	.,			
V_{UVVREG}	VREG UVLO threshold	Hysteresis	0.25			V			
THERMAL	SHUTDOWN	- 1 -				1			
_		Shutdown temperature ⁽²⁾		145					
T_{SDN}	Thermal shutdown threshold	Hysteresis (2)		10		°C			

⁽¹⁾ Not production tested. Test condition is V_{IN} = 12 V, V_{OUT} = 1.1 V, I_{OUT} = 5 A using application circuit shown in \boxtimes 33. (2) Ensured by design. Not production tested.




FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION

TPS53314 RGF-40 (TOP VIEW)



PIN DESCRIPTIONS

ı	PIN	I/O/P ⁽¹⁾	DECORIDATION				
NAME	NO.	/O/P(·/	DESCRIPTION				
EN	36	I	Enable pin.				
GND1	1	G	GND for controller				
GND2	4	G	GND for half-bridge				
	16						
	17						
=	18						
	19						
_	20						
	21						
LL	22	В	Output of converted power. Connect this pin to the output Inductor.				
	23						
	24						
	25						
	26						
-	27						
	28						
MODE	39	I	Soft-start and skip/CCM selection. Connect a resistor to select soft-start time using 表 1. The soft-start time is detected and stored into internal register during start-up.				

Texas Instruments

ZHCS263 - MAY 2011 www.ti.com.cn

PIN DESCRIPTIONS (接下页)

Р	IN	I/O/P ⁽¹⁾	DECORPORTION				
NAME	NO.	I/O/P(·/	DESCRIPTION				
	29						
N/C	31		No connection				
IN/C	33		INO CONNECTION				
	34						
PGOOD	32	0	Open drain power good flag. Provides a 1-ms start up delay after the VFB pin voltage falls within specified limits. When the VFB pin voltage goes outside the specified limits, the PGOOD pin goes low after a 2-µs delay.				
	2						
	5						
	6						
PGND	7	G	Power GND				
_	8						
_	9						
	10						
RF	38	1	Switching frequency selection. Connect a resistance to GND or VREG to select switching frequency using 表 2. The switching frequency is detected and stored during the startup.				
TRIP	35	1	OCL detection threshold setting pin. 10 µA at room temperature, 4700 ppm/°C current is sourced and set the OCL trip voltage as follows.				
			$V_{OCL} = V_{TRIP}/8$ ($V_{TRIP} \le 0.6 \text{ V}, V_{OCL} \le 75 \text{ mV}$)				
VBST	30	Р	Supply input for high-side FET gate driver (boost terminal). Connect capacitor from this pin to LL-node. Internally connected to the VREG pin via bootstrap MOSFET switch.				
VDD	40	Р	Controller power supply input.				
VFB	37	I	Output feedback input. Connect this pin to V _{OUT} through a resistor divider.				
	11						
-	12						
VIN	13	Р	Conversion power input.				
-	14						
	15						
VREG	3	Р	5-V LDO output.				
Pad	_	_	Package thermal pad. Use proper number of vias to connect to GND plane for heat dissipation.				






图 1. VDD Supply Current vs. Temperature




图 3. OVP/UVP Trip Threshold vs. Temperature




图 5. Frequency vs. Temperature (f_{SET} = 300 kHz)




图 2. VDD Shutdown Current vs. Temperature




图 4. Trip Pin Current vs. Temperature




图 6. Frequency vs. Temperature (f_{SET} = 500 kHz)






图 7. Frequency vs. Temperature (f_{SET} = 750 kHz)




图 8. Frequency vs. Temperature (f_{SET} = 1 MHz)




图 9. Switching Frequency vs. Output Voltage




图 10. Output Voltage vs. Output Current




图 11. Output Voltage vs. Input Voltage





图 12. Efficiency vs. Output Current






94 90 Efficiency (%) 86 82 78 V_{IN} = 12 V V_{OUT} (V) Skip Mode 74 $f_{SW} = 300 \text{ kHz}$ 1.8 70 5 6 0 2 3 Output Current (A)

图 13. Efficiency vs Output Current, Inductors: PCMC065T-1R0

图 14. Efficiency vs Output Current, Inductors: PCMC065T-1R0







图 15. Efficiency vs Output Current, Inductors: V_{OUT} ≤ 3.3 V: PCMC065T-1R0, V_{OUT} = 5 V: PG0642.222






图 17. Efficiency vs Output Current, Inductor: PCMC065T-1R0

图 18. Efficiency vs Output Current, Inductor: PCMC065T-1R0

IEXAS INSTRUMENTS

ZHCS263 - MAY 2011 www.ti.com.cn

TYPICAL CHARACTERISTICS




图 21. Turn-Off

Time (4 ms/div)

PGOOD (5V/div)

图 22. UVLO Start-Up

Time (2 ms/div)

PGOOD (5V/div)



TYPICAL CHARACTERISTICS




图 23. 1.1-V Output FCCM Steady-State Operation




图 24. 1.1-V Output Skip Mode Steady-State Operation




图 25. CCM to DCM Transition






图 26. DCM to CCM Transition

Time (100 µs/div)









图 28. Skip Mode Load Transient






图 29. Overcurrent Protection

图 30. Over-temperature Protection



TYPICAL CHARACTERISTICS

 \blacksquare 31, shows the thermal signature of the TPS53314 EVM, V_{IN} = 12 V, V_{OUT} = 1.1 V, I_{OUT} = 6 A, f_{SW} = 500 kHz at room temperature with no airflow.

 \boxtimes 32 shows the thermal signature of the TPS53314 EVM, V_{IN} = 12 V, V_{OUT} = 3.3 V, I_{OUT} = 6 A, f_{SW} = 650 kHz at room temperature with no airflow.





图 31. Thermal Signature of TPS53314 EVM, $\rm f_{SW} = 500~kHz$



 $\ensuremath{\mathbb{B}}$ 32. Thermal Signature of TPS53314 EVM, $$f_{SW}=650$~kHz$

APPLICATION INFORMATION

APPLICATION CIRCUIT DIAGRAM




图 33. Typical Application Circuit Diagram

II Texas

Instruments






图 34. Typical Application Circuit Diagram with Ceramic Output Capacitors

General Description

The TPS53314 is a high-efficiency, single channel, synchronous buck converter suitable for low output voltage point-of-load applications in computing and similar digital consumer applications. The device features proprietary D-CAP™ mode control combined with an adaptive on-time architecture. This combination is ideal for building modern low duty ratio, ultra-fast load step response DC-DC converters. The output voltage ranges from 0.6 V to 5.5 V. The conversion input voltage range is from 3 V up to 15 V. The D-CAP™ mode uses the ESR of the output capacitor(s) to sense the device current. One advantage of this control scheme is that it does not require an external phase compensation network. This allows a simple design with a low external component count. Eight preset switching frequency values can be chosen using a resistor connected from the RF pin to ground or the VREG pin. Adaptive on-time control tracks the preset switching frequency over a wide input and output voltage range while allowing the switching frequency to increase at the step-up of the load.

The TPS53314 has a MODE pin to select between auto-skip mode and forced continuous conduction mode (FCCM) for light load conditions. The MODE pin also sets the selectable soft-start time ranging from 0.7 ms to 5.6 ms.

Enable and Soft Start

When the EN pin voltage rises above the enable threshold voltage (typically 1.2 V), the controller enters its start-up sequence. The internal LDO regulator starts immediately and regulates to 5 V at the VREG pin. The controller then uses the first 250 µs to calibrate the switching frequency setting resistance attached to the RF pin and stores the switching frequency code in internal registers. However, switching is inhibited during this phase. In the second phase, an internal DAC starts ramping up the reference voltage from 0 V to 0.6 V. Depending on the MODE pin setting, the ramping up time varies from 0.7 ms to 5.6 ms. Smooth and constant ramp-up of the output voltage is maintained during start-up regardless of load current.

MODE SELECTION	ACTION	SOFT-START TIME (ms)	$R_{MODE} \ (k\Omega)$					
		0.7	39					
Austa Chin	Dull dayin to CND	1.4	100					
Auto Skip	Pull down to GND	2.8	200					
		5.6	475					
		0.7	39					
Forced CCM ⁽¹⁾	Connect to DCOOD	1.4	100					
Forced CCIM(**)	Connect to PGOOD	2.8	200					
		5.6	475					

表 1. Soft-Start and MODE

⁽¹⁾ The device transitions into FCCM after the PGOOD pin goes high.



Adaptive On-Time D-CAP™ Control

The TPS53314 does not have a dedicated oscillator to determine switching frequency. However, the device operates with pseudo-constant frequency by feed-forwarding the input and output voltages into the on-time one-shot timer. The adaptive on-time control adjusts the on-time to be inversely proportional to the input voltage

and proportional to the output voltage $\left(t_{ON} \propto \frac{V_{OUT}}{V_{IN}}\right)$

This makes the switching frequency fairly constant in steady state conditions over a wide input voltage range. The switching frequency is selectable from eight preset values by a resistor connected between the RF pin and GND or between the RF pin and the VREG pin as shown in 表 2. (Leaving the resistance open sets the switching frequency to 500 kHz.)

表 2. Resistor and Switching Frequency

RESISTOR (R _{RF}) CONNECTIONS	SWITCHING FREQUENCY (kHz)
$0~\Omega$ to GND	250
187 kΩ to GND	300
619 kΩ to GND	400
Open	500
866 kΩ to VREG	600
309 kΩ to VREG	750
124 kΩ to VREG	850
0 Ω to VREG	970

The off-time is modulated by a PWM comparator. The VFB node voltage (the mid-point of resistor divider) is compared to the internal 0.6-V reference voltage added with a ramp signal. When the signal values match, the PWM comparator asserts a set signal to terminate the off-time (turn off the low-side MOSFET and turn on high-side MOSFET). The *set* signal is valid if the inductor current level is below the OCP threshold, otherwise the off-time is extended until the current level falls below the threshold.

图 35 and 图 36 show two on-time control schemes.




图 35. On-Time Control Without Ramp Compensation




图 36. On-Time Control With Ramp Compensation

TEXAS INSTRUMENTS

Small Signal Model

From small-signal loop analysis, a buck converter using D-CAP™ mode can be simplified as shown in 图 37.




图 37. Simplified Modulator Model

The output voltage is compared with the internal reference voltage (ramp signal is ignored here for simplicity). The PWM comparator determines the timing to turn on the high-side MOSFET. The gain and speed of the comparator can be assumed high enough to keep the voltage at the beginning of each on-cycle substantially constant.

$$H(s) = \frac{1}{s \times ESR \times C_{OUT}}$$
(1)

For the loop stability, the 0 dB frequency, f_0 , defined in $\Delta \pm 2$ must be lower than $\frac{1}{4}$ of the switching frequency.

$$f_0 = \frac{1}{2\pi \times ESR \times C_{OUT}} \le \frac{f_{SW}}{4}$$
 (2)

According to $\Delta \Xi$ 2, the loop stability of D-CAPTM mode modulator is mainly determined by the capacitor chemistry. For example, specialty polymer capacitors (SP-CAP) have C_{OUT} on the order of several 100 μF and ESR in range of 10 mΩ. These makes f_0 on the order of 100 kHz or less and the loop is stable. However, ceramic capacitors have an f_0 at more than 700 kHz, and need special care when used with this modulator. An application circuit using ceramic capacitors is described in External Parts Selection section under *All Ceramic Output Capacitors*.

Ramp Signal

The TPS53314 adds a ramp signal to the 0.6-V reference in order to improve jitter performance. The feedback voltage is compared with the reference information to keep the output voltage in regulation. By adding a small ramp signal to the reference, the signal-to-noise ratio at the onset of a new switching cycle is improved. Therefore the operation becomes less jittery and more stable. The ramp signal is controlled to start with –7 mV at the beginning of an on-cycle and becomes 0 mV at the end of an off-cycle in steady state.



Auto-Skip Eco-mode™ Light Load Operation

While the MODE pin is pulled low via R_{MODE} , the TPS53314 automatically reduces the switching frequency at light-load conditions to maintain high efficiency. Detailed operation is described as follows. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The synchronous MOSFET is turned off when this zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode (DCM). The on-time is maintained as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light-load operation $I_{OUT(LL)}$ (i.e., the threshold between continuous and discontinuous conduction mode) can be calculated as shown in $\Delta \vec{x}$ 3.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$

where

•
$$f_{SW}$$
 is the PWM switching frequency (3)

Switching frequency versus output current in the light load condition is a function of L, V_{IN} and V_{OUT} , but it decreases almost proportionally to the output current from the $I_{OUT(LL)}$ given in $\Delta \vec{x}$ 3. For example, it is 60 kHz at $I_{OUT(LL)}$ /5 if the frequency setting is 300 kHz.

Adaptive Zero Crossing

The TPS53314 has an adaptive zero crossing circuit which performs optimization of the zero inductor current detection at skip mode operation. This function pursues ideal low-side MOSFET turning off timing and compensates inherent offset voltage of the Z-C comparator and delay time of the Z-C detection circuit. It prevents SW-node swing-up caused by postponed detection and minimizes diode conduction period caused by premature detection. As a result, better light-load efficiency is delivered.

Forced Continuous Conduction Mode

When the MODE pin is tied to PGOOD through a resistor, the controller keeps continuous conduction mode (CCM) during light-load conditions. In this mode, the switching frequency is maintained over the entire load range which is suitable for applications needing tight control of the switching frequency at a cost of lower efficiency.

Power Good

The TPS53314 has powergood output that indicates high when switcher output is within the target. The powergood function is activated after soft-start has finished. If the output voltage becomes within +10% or -5% of the target value, internal comparators detect the powergood state and the powergood signal becomes high after a 1-ms internal delay. If the output voltage goes outside of +15% or -10% of the target value, the power-good signal becomes low after two microsecond (2- μ s) internal delay. The powergood output is an open drain output and must be pulled up externally.

In order for the PGOOD logic to be valid, the VDD input must be higher than 1 V. To avoid invalid PGOOD logic before the TPS53314 is powered up, it is recommended the PGOOD be pull to VREG (either directly or through a resistor divider) because VREG remains low when the device is off.



Current Sense and Overcurrent Protection

TPS53314 has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the *OFF* state and the controller maintains the *OFF* state during the period in that the inductor current is larger than the overcurrent trip level. In order to provide both good accuracy and cost effective solution, TPS53314 supports temperature compensated MOSFET $R_{DS(on)}$ sensing. The TRIP pin should be connected to GND through the trip voltage setting resistor, RT_{RIP} . The TRIP pin sources I_{TRIP} current, which is 10 μA typically at room temperature, and the trip level is set to the OCL trip voltage V_{TRIP} as shown in $\Delta \vec{x}$ 4.

$$V_{TRIP}(mV) = R_{TRIP}(k\Omega) \times I_{TRIP}(\mu A)$$
(4)

The inductor current is monitored by the voltage between the GND pin and the LL pin. The GND pin is used as positive current sensing node and the LL pin is used as negative current sensing node. The TRIP pin current, I_{TRIP} , has a 4700ppm/°C temperature slope to compensate the temperature dependency of the $R_{DS(on)}$.

As the comparison is done during the *OFF* state, V_{TRIP} sets the valley level of the inductor current. Thus, the load current at the overcurrent threshold, I_{OCP} , can be calculated as shown in $\triangle \vec{\pm} 5$.

$$I_{OCP} = \frac{V_{TRIP}}{\left(8 \times R_{DS(on)}\right)} + \frac{I_{IND(ripple)}}{2} = \frac{V_{TRIP}}{\left(8 \times R_{DS(on)}\right)} + \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$
(5)

In an overcurrent condition, the current to the load exceeds the current to the output capacitor, therefore the output voltage tends to decrease. Eventually, it crosses the undervoltage protection threshold and shuts down. After a hiccup delay (16 ms with 0.7-ms sort-start), the controller restarts. If the overcurrent condition remains, the procedure is repeated and the device enters hiccup mode.

During CCM, the negative current limit (NCL) protects the internal FET from carrying too much current. The NCL detect threshold is set as the same absolute value as positive OCL but negative polarity. Note that the threshold continues to represent the valley value of the inductor current.

Overvoltage and Undervoltage Protection

The TPS53314 monitors a resistor divided feedback voltage to detect overvoltage and undervoltage. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1 ms, TPS53314 latches OFF both high-side and low-side MOSFETs drivers. The controller restarts after a hiccup delay (16 ms with 0.7-ms soft-start). This function is enabled 1.5 ms after the soft-start is completed.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and latches ON the low-side MOSFET driver. The output voltage decreases. If the output voltage reaches the UV threshold, then both high-side MOSFET and low-side MOSFET driver is OFF and the device restarts after a hiccup delay. If the OV condition remains, both high-side MOSFET and low-side MOSFET driver remains OFF until the OV condition is removed.

UVLO Protection

The TPS53314 uses VREG undervoltage lockout protection (UVLO). When the VREG voltage is lower than the UVLO threshold voltage, the switch mode power supply shuts off. This is a non-latch protection.

Thermal Shutdown

TPS53314 includes a temperature monitoring feature. If the temperature exceeds the threshold value (typically 145°C), TPS53314 shuts off. When the temperature falls approximately 10°C below the threshold value, the device turns on again. This is a non-latch protection.

External Parts Selection

The external components selection is a simple process using D-CAP™ Mode.

1. CHOOSE THE INDUCTOR

The inductance value should be determined to give the ripple current of approximately 1/4 to ½ of maximum output current. Larger ripple current increases output ripple voltage and improves signal-to-noise ratio and helps stable operation.

$$L = \frac{1}{I_{\text{IND(ripple)}} \times f_{\text{SW}}} \times \frac{\left(V_{\text{IN(max)}} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN(max)}}} = \frac{3}{I_{\text{OUT(max)}} \times f_{\text{SW}}} \times \frac{\left(V_{\text{IN(max)}} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN(max)}}}$$
(6)

The inductor requires a low DCR to achieve good efficiency. It also requires enough room above peak inductor current before saturation. The peak inductor current can be estimated in 公式 7.

$$I_{IND(peak)} = \frac{V_{TRIP}}{8 \times R_{DS(on)}} + \frac{1}{L \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(7)

2. CHOOSE THE OUTPUT CAPACITOR(S)

When organic semiconductor capacitor(s) or specialty polymer capacitor(s) are used, for loop stability, capacitance and ESR should satisfy 公式 2. For jitter performance, 公式 8 is a good starting point to determine ESR.

$$ESR = \frac{V_{OUT} \times 10 \left(mV\right) \times (1-D)}{0.6 \left(V\right) \times I_{|ND(ripple)}} = \frac{10 \left(mV\right) \times L \times f_{SW}}{0.6 \left(V\right)} = \frac{L \times f_{SW}}{60} \left(\Omega\right)$$

where

- · D is the duty factor
- t_{SW} is the switching period
- the required output ripple slope is approximately 10 mV per t_{SW} in terms of V_{VFB}

3. DETERMINE THE VALUE OF R1 AND R2

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in 2.37. R1 is connected between VFB pin and the output, and R2 is connected between the VFB pin and GND. Recommended R2 value is from $10k\Omega$ to $20k\Omega$. Determine R1 using 2.37.

$$R1 = \frac{V_{OUT} - \frac{I_{IND(ripple)} \times ESR}{2} - 0.6}{0.6} \times R2$$
(9)

4. CHOOSE THE OVERCURRENT SETTING RESISTOR

The overcurrent setting resistor, R_{TRIP} , can be determined using 公式 10.

$$R_{TRIP}(k\Omega) = \frac{\left(I_{OCP} - \left(\frac{1}{2 \times L \times f_{SW}}\right) \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}\right) \times 8 \times R_{DS(on)}\left(m\Omega\right)}{I_{TRIP}(\mu A)}$$

where

- I_{TRIP} is the TRIP pin sourcing current (10 μA)
- R_{DS(on)} is the on-resistance value of the low-side MOSFET (7.5 mΩ)

(10)



External Component Selection with All Ceramic Output Capacitors

When ceramic output capacitors are used, the stability criteria in 公式 2 cannot be satisfied. The ripple injection approach as shown in 图 34 is implemented to increase the ripple on the VFB pin and make the system stable. C2 can be fixed at 1 nF. The value of C1 can be selected between 10 nF to 200 nF.

The increased ripple on the VFB pin causes the increase of the VFB DC value. The AC ripple coupled to the VFB pin has two components, one coupled from SW node and the other coupled from V_{OUT} and they can be calculated using $\Delta \pm 11$ and $\Delta \pm 12$.

$$V_{INJ_SW} = \frac{V_{IN} - V_{OUT}}{R7 \times C1} \times \frac{D}{f_{SW}}$$
(11)

$$V_{INJ_OUT} = ESR \times I_{IND(ripple)} + \frac{I_{IND(ripple)}}{8 \times C_{OUT} \times f_{SW}}$$
(12)

The DC value of VFB can be calculated by 公式 13:

$$V_{VFB} = 0.6 + \frac{V_{INJ_SW} + V_{INJ_OUT}}{2}$$
 (13)

And the resistor divider value can be determined by 公式 14:

$$R1 = \frac{V_{OUT} - V_{FB}}{V_{FB}} \times R2 \tag{14}$$

LAYOUT CONSIDERATIONS

Certain points must be considered before starting a layout work using the TPS53314.

- The power components (including input/output capacitors, inductor and TPS53314) should be placed on one side of the PCB (solder side). Other small signal components should be placed on another side (component side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.
- All sensitive analog traces and components such as VFB, PGOOD, TRIP, MODE and RF should be placed away from high-voltage switching nodes such as LL, VBST to avoid coupling. Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and components.
- Place the VIN decoupling capacitors as close to the VIN and PGND pins as possible to minimize the input AC current loop.
- Since the TPS53314 controls output voltage referring to voltage across the V_{OUT} capacitor, the top-side resistor of the voltage divider should be connected to the positive node of VOUT capacitor. In a same manner both bottom side resistor and GND pad of the device should be connected to the negative node of V_{OUT} capacitor. The trace from these resistors to the VFB pin should be short and thin. Place on the component side and avoid via(s) between these resistors and the device.
- Connect the overcurrent setting resistors from TRIP pin to ground and make the connections as close as
 possible to the device. The trace from TRIP pin to resistor and from resistor to ground should avoid coupling
 to a high-voltage switching node.
- Connect the frequency setting resistor from RF pin to ground, or to the VREG pin, and make the connections
 as close as possible to the device. The trace from the RF pin to the resistor and from the resistor to ground
 should avoid coupling to a high-voltage switching node.
- Connect the MODE setting resistor from MODE pin to ground, or to the PGOOD pin, and make the
 connections as close as possible to the device. The trace from the MODE pin to the resistor and from the
 resistor to ground should avoid coupling to a high-voltage switching node.
- The PCB trace defined as switch node, which connects the LL pins and high-voltage side of the inductor, should be as short and wide as possible.
- Connect the ripple injection V_{OUT} signal (V_{OUT} side of the C1 capacitor in 图 34) from the terminal of ceramic output capacitor. The AC coupling capacitor (C2 in 图 34) should be placed near the device and R7 and C1 can be placed near the power stage.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS53314RGFR	ACTIVE	VQFN	RGF	40	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53314	Samples
TPS53314RGFT	ACTIVE	VQFN	RGF	40	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 53314	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020


5 x 7, 0.5 mm pitch

PLASTIC QUAD FLAT PACK- NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司