











LP8860-Q1






ZHCSCK8G-MAY 2014-REVISED OCTOBER 2017

# LP8860-Q1 具有四个 150mA 通道的低 EMI 汽车 LED 驱动器

## 特性

- 符合汽车应用 应用
- 具有符合 AEC-Q100 标准的下列特性:
  - 器件温度等级 1: -40°C 至 +125°C 环境工作温 度
- 输入电压工作范围: 3V 至 48V
- 四路高精度电流阱
  - 电流匹配度为 0.5%(典型值)
  - LED 灯串电流高达 150mA/通道
  - 采用外部 PWM 亮度控制,调光比大于 13 000:1
  - 通过 SPI 或 I<sup>2</sup>C 进行 16 位调光控制
  - 支持显示模式(全局调光)和群集模式(独立调
- 针对更高 LED 驱动光效率的混合 PWM 和电流调 光
- 针对 LED PWM 频率的同步
- 具有介于 100kHz 到 2.2Mhz 之间的可编程开关频 率和用于降低电磁干扰 (EMI) 的扩频选项的升压控 制器
- 升压同步输入
- 电力线场效应晶体管 (FET) 控制,可实现浪涌电流 保护和待机节能
- 使用外部温度传感器自动降低 LED 电流
- 丰富的故障诊断"

#### 简化原理图



### 2 应用

- 为以下应用提供背光:
  - 汽车信息娱乐系统
  - 汽车仪表盘
  - 智能车镜
  - 抬头显示屏 (HUD)
  - 中央信息显示屏 (CID)
  - 音视频导航 (AVN)

## 3 说明

LP8860-Q1 是具有升压控制器的汽车用高效 LED 驱动 器。该器件具有可通过 PWM 输入信号、SPI 和/或 I2C 主机控制的 4 路高精度电流阱。


升压转换器具有基于 LED 电流阱余量电压的自适应输 出电压控制。该特性可在所有条件下将电压调节到能够 满足需要的最低水平, 从而最大限度降低功耗。凭借宽 范围可调频率, LP8860-Q1 能够避免调幅 (AM) 射频 波段的干扰。

LP8860-Q1 支持内置混合 PWM 和电流调光,从而降 低了 EMI、延长了 LED 使用寿命且提高了总光学效 率。相移 PWM 可减少人耳噪声和输出纹波。

### 器件信息(1)

	HH I I I HI ICI	
器件型号	封装	封装尺寸(标称值)
LP8860-Q1	散热薄型四方扁平 封装 (HLQFP) (32)	7.00mm × 7.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附





$\rightarrow$	$\rightarrow$
ы	
ы	<b>`</b>

1	特性 1		7.17 Typical Characteristics	13
2	应用1	8	Detailed Description	
3			8.1 Overview	
4	修订历史记录		8.2 Functional Block Diagram	
5	器件比较表		8.3 Feature Description	
_	Pin Configuration and Functions		8.4 Device Functional Modes	
6	_		8.5 Programming	49
7	Specifications		8.6 Register Maps	55
	7.1 Absolute Maximum Ratings	9	Application and Implementation	85
	7.2 ESD Ratings		9.1 Application Information	85
			9.2 Typical Applications	85
	7.4 Thermal Information	10	Power Supply Recommendations	99
	7.6 Current Sinks Electrical Characteristics	11	Layout	
	7.7 Boost Converter Characteristics		11.1 Layout Guidelines	
	7.8 Logic Interface Characteristics 9		11.2 Layout Example	
	7.9 V <sub>IN</sub> Undervoltage Protection (VIN_UVLO)9	12	器件和文档支持	
	7.10 V <sub>DD</sub> Undervoltage Protection (VDD_UVLO) 10		12.1 器件支持	
	7.11 V <sub>IN</sub> Overvoltage Protection (VIN_OVP) 10		12.2 文档支持	
	7.12 V <sub>IN</sub> Overcurrent Protection (VIN_OCP)		12.3 接收文档更新通知	102
	7.13 Power-Line FET Control Electrical		12.4 社区资源	
	Characteristics		12.5 商标	102
	7.14 External Temp Sensor Control Electrical		12.6 静电放电警告	102
	Characteristics 10		12.7 Glossary	
	7.15 I <sup>2</sup> C Serial Bus Timing Parameters (SDA, SCLK) . 12	13	机械、封装和可订购信息	103
	7.16 SPI Timing Requirements			
	多订历史记录			Page
han				
han 使	多订历史记录 ges from Revision F (July 2017) to Revision G			
han 使 han	多订历史记录 ges from Revision F (July 2017) to Revision G 用更详细的封装图进行了更新			103
han 使 han C	多订历史记录 ges from Revision F (July 2017) to Revision G 用更详细的封装图进行了更新 ges from Revision E (November 2016) to Revision F hanged placement of "7" data hold time in Figure 2			Page12
han 使 han C D	多订历史记录 ges from Revision F (July 2017) to Revision G 用更详细的封装图进行了更新 ges from Revision E (November 2016) to Revision F hanged placement of "7" data hold time in Figure 2 eleted "The LP8860-Q1 doesn't support incremental address	ssing." a	after Table 20	Page 12
han 使 han C D	多订历史记录 ges from Revision F (July 2017) to Revision G 用更详细的封装图进行了更新 ges from Revision E (November 2016) to Revision F hanged placement of "7" data hold time in Figure 2	ssing." a	after Table 20	Page 12
han 使 han C D	多订历史记录 ges from Revision F (July 2017) to Revision G 用更详细的封装图进行了更新 ges from Revision E (November 2016) to Revision F hanged placement of "7" data hold time in Figure 2 eleted "The LP8860-Q1 doesn't support incremental address	ssing." a	after Table 20	Page 12
han 住 D C	多订历史记录 ges from Revision F (July 2017) to Revision G 用更详细的封装图进行了更新	esing." a	ofter Table 20gister 4	Page
han 住 han C D C	多订历史记录  ges from Revision F (July 2017) to Revision G  用更详细的封装图进行了更新	ssing." a	after Table 20gister 4	Page
han	多订历史记录  ges from Revision F (July 2017) to Revision G  用更详细的封装图进行了更新	osing." a	after Table 20gister 4	Page
han 使 han C D C	多订历史记录 ges from Revision F (July 2017) to Revision G  用更详细的封装图进行了更新	ssing." a OM Reg	ofter Table 20gister 4	Page 103 Page 112 Page 110 Page 110 A13
han 使 han C D C	多订历史记录  ges from Revision F (July 2017) to Revision G  用更详细的封装图进行了更新	ssing." a OM Reg	ofter Table 20gister 4	Page 103 Page 112 Page 110 Page 110 A13
han	多订历史记录 ges from Revision F (July 2017) to Revision G  用更详细的封装图进行了更新	ssing." a OM Re	after Table 20gister 4	Page 103 Page 112 Page 10 Page 41 43 48
han  C D C  han  D C D D C C	多订历史记录  ges from Revision F (July 2017) to Revision G  用更详细的封装图进行了更新  ges from Revision E (November 2016) to Revision F  hanged placement of "7" data hold time in Figure 2 eleted "The LP8860-Q1 doesn't support incremental address hanged "short" to "open" in DRV_HEADER[2:0] row, EEPR  ges from Revision D (September 2016) to Revision E  eleted 4-A row from V <sub>OCP</sub> in V <sub>IN</sub> Overcurrent Protection (VIN hanged "+ 150 mA" to "x 150 mA" in eq. 8 eleted "01/4A" row from Input voltage overcurrent protection eleted duplicate of Figure 42 "State Diagram"	ossing." a OM Rec  N_OCP)  in in Tab	after Table 20 gister 4  table	Page 103 Page 12 Page 41 Page 42 Page 45
han C D C C C C	多订历史记录  ges from Revision F (July 2017) to Revision G  证用更详细的封装图进行了更新	ossing." a OM Reg  N_OCP)  In in Tab	after Table 20	Page 103 Page 12 Page 10 Page 41 43 48 70 71
han C D C D D C C D	多订历史记录  ges from Revision F (July 2017) to Revision G  可用更详细的封装图进行了更新	osing." a OM Reg  N_OCP)  In in Tab  ww, EEF	after Table 20 gister 4  table  le 16  PROM Register 4	Page 103 Page 104 Page 104 Page 105 Page 106 Page 107 Pag
han	多订历史记录  ges from Revision F (July 2017) to Revision G  证用更详细的封装图进行了更新	ossing." a OM Reg  N_OCP)  in in Tab  w, EEP	after Table 20 gister 4  table  ble 16  PROM Register 4	Page 103 Page 12 Page 41 Page 43 Page 10 Page




Changes from Revision C (December 2015) to Revision D	Page
<ul><li>已更改数据表标题</li></ul>	1
• 已更改略微修改了"特性"项目中的措辞	1
• 己删除"安全和	1
• 已更改"公差 特性"至"诊断"	1
• 己删除 "SPI 或 I <sup>2</sup> C 接口"	1
• 己添加 附加 <i>应用</i>	1
• 已更改"高开关"至"宽范围可调"	1
• 己删除 一些措辞(描述部分) 使其更加简洁; 已重新编写最后一句话	1
<ul> <li>已添加 器件比较表</li> </ul>	3
• Deleted Table 19 "Default EEPROM Context" - this information now in SNVA757, available in m	ysecureSW only 50
Changes from Revision B (March 2015) to Revision C	Page
<ul> <li>已添加 特性项目修改: 汽车</li> </ul>	1
• 已更改"安全"至"故障检测"	1
• 已更改 简化原理图中的"高达 <b>40V</b> "至"高达 <b>48V</b> "	1
Changed SPI Write Cycle and SPI Read Cycle diagrams	51
Changes from Revision A (June 2014) to Revision B	Page
<ul> <li>Changed EXT_TEMP_MINUS[1:0] from "2, 6, 10, 14 μA" to "1, 5, 9, 13 μA"</li> </ul>	
<ul> <li>Changed LXT_TEMI _MINUS from "2, 6, 10, 14 μA" to '1, 5, 9, 13 μA"</li> </ul>	
已添加 文档支持部分	
Changes from Original (May 2014) to Revision A	Page
Changed first sentence in paragraph beginning "EEPROM bits are intended to be set" to 2 set"	parate sentences 50

# 5 器件比较表

	LP8860-Q1	LP8862-Q1	LP8861-Q1	TPS61193-Q1	TPS61194-Q1	TPS61196-Q1
VIN 范围	3V 至 48V	4.5V 至 45V	4.5V 至 45V	4.5V 至 45V	4.5V 至 45V	8V 至 30V
LED 通道的数量	4	2	4	3	4	6
LED 电流/通道	150mA	160mA	100mA	100mA	100mA	200mA
I2C/SPI 支持	是	否	否	否	否	无
SEPIC 支持	无	有	是	是	有	无



# 6 Pin Configuration and Functions





## **Pin Functions**

	PIN	<i>(</i> 0)	Pin Functions
NUMBER	NAME	TYPE <sup>(1)</sup>	DESCRIPTION
1	C1P	А	Positive pin for charge pump flying capacitor. If feature is disabled, the pin may be left floating.
2	C1N	А	Negative pin for charge pump flying capacitor. If feature is disabled, the pin may be left floating.
3	VDD	Р	Input voltage pin for internal circuit.
4	SQW	А	Square wave output. Can be used for generating extra voltage rail. If unused, the pin may be left floating.
5	VSENSE_N	Α	Pin for input current sense.
6	VSENSE_P	Α	Pin for OVP/UVLO protection and input current sense.
7	ISET	А	Optional resistor for setting LED maximum current.  If feature is disabled, the pin may be left floating.
8	TSENSE	А	External temperature sensor for LED current control.  If feature is disabled, the pin may be left floating.
9	FILTER	А	Low pass filter for PLL.  If feature is disabled, the pin may be left floating.
10	SGND	G	Signal ground.
11	FAULT	OD	Fault signal output. If unused, the pin may be left floating.
12	SYNC	I	Input for synchronizing boost. This pin must be connected to GND if not used.
13	VSYNC	I	Input for synchronizing PWM generation to display refresh. This pin must be connected to GND if feature is disabled.
14	MISO	0	Slave data output (SPI). If unused, the pin may be left floating.
15	MOSI/SDA	I/O	Slave data input (SPI) or serial data (I <sup>2</sup> C). This pin must be connected to GND if not used.
16	SCLK/SCL	I	Serial clock for SPI or I <sup>2</sup> C. This pin must be connected to GND if not used.
17	NSS	I	Slave select (SPI mode) or fault reset (I <sup>2</sup> C or standalone mode). This pin must be connected to GND if not used.
18	PWM	I	PWM dimming input. This pin must be connected to GND if feature is disabled.
19	VDDIO/EN	I	Enable input pin and reference voltage for digital pins.
20	IF	I	Interface selection: low – I <sup>2</sup> C or standalone mode; high – SPI.
21	OUT4	А	LED current sink output. If unused, the pin may be left floating.
22	OUT3	А	LED current sink output. If unused, the pin may be left floating.
23	LGND	G	LED current ground.
24	OUT2	А	LED current sink output. If unused, the pin may be left floating.
25	OUT1	А	LED current sink output. If unused, the pin may be left floating.
26	FB	А	Boost feedback input.
27	ISENSE_GND	А	Boost controller's current sense resistor GND.
28	ISENSE	Α	Boost current sense pin.
29	PGND	G	Power ground.
30	GD	А	Gate driver output for boost FET.
31	CPUMP	Р	Charge pump output pin.
32	SD	Α	Power line FET control. If unused, the pin may be left floating.

<sup>(1)</sup> A: Analog pin, G: Ground pin, P: Power pin, I: Input pin, I/O: Input/Output pin, O: Output pin, OD: Open Drain pin



## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)(2)

	MIN	MAX	UNIT
Voltage on pins VSENSE_N, VSENSE_P, OUT1 to OUT4, FB, SD	-0.3	52	V
Voltage on pins VDD, FILTER, SYNC, VSYNC, PWM, SCLK/SCL, MOSI/SDA, MISO, NSS, VDDIO/EN, IF, ISENSE, ISENSE_GND, FAULT, ISET, TSENSE, C1N	-0.3	6	V
Voltage on pins C1P, CPUMP, GD, SQW	-0.3	12	V
Continuous power dissipation <sup>(3)</sup>	Internally Limited		
Ambient temperature, T <sub>A</sub> <sup>(4)</sup>	-40	125	°C
Junction temperature, T <sub>J</sub> <sup>(4)</sup>	-40	150	°C
Maximum lead temperature (soldering)		See <sup>(5)</sup>	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to the potential at the GND pins.

## 7.2 ESD Ratings

				VALUE	UNIT
	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000		
V(EOD)	Electrostatic discharge		All pins	±500	V
V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	Corner pins (1,8,9,16,17,24,25,32)	±750	v	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Voltage on pins VSENSE_N, VSENSE_P	3	48	V
VDD input voltage	3	5.5	V
VDDIO/EN input voltage	1.65	VDD	V
Voltage on pins FILTER, ISENSE, ISENSE_GND, ISET, TSENSE, C1N	0	5.5	V
FAULT, PWM, SCLK/SCL, MOSI/SDA, NSS, IF, SYNC, MISO, VSYNC	0	VDDIO	V
Voltage on pins C1P, CPUMP, GD, SQW	0	11	V
Voltage on pins OUT1 to OUT4, FB, SD	0	48	V

(1) All voltages are with respect to the potential at the GND pins.

Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T<sub>J</sub> = 165°C (typical) and disengages at T<sub>J</sub> = 135°C (typical).

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX-OP</sub> = 150°C), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>), and the junction-to ambient thermal resistance of the part/package in the application ( $R_{\theta JA}$ ), as given by the following equation:  $T_{A-MAX} = T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX})$ . For detailed soldering specifications and information, refer to  $PowerPAD^{TM}$  Thermally Enhanced Package Application Note.



#### 7.4 Thermal Information

		LP8860	
	THERMAL METRIC <sup>(1)</sup>	HLQFP PowerPAD (VLP)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	36.0	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	23.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	15.5	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	1.6	°C/W

- (1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.
- (2) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

#### 7.5 Electrical Characteristics

 $T_J = -40$ °C to +125°C (unless otherwise noted). (1)(2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUP	PLIES					
	Shutdown supply current for VDD	Device disabled, VDDIO/EN = 0 V		1	5	μΑ
IQ	Active supply current for VDD, VDD = 5 V	Backlight enabled (no load), boost enabled, PLL and CP disabled, DRV_LED_BIAS_CTRL[1:0] = 10 , boost $f_{SW}$ = 300 kHz		2.5	6	mA
		Backlight enabled (no load), boost enabled, CP disabled, $f_{\rm PLL}$ = 10 MHz, DRV_LED_BIAS_CTRL[1:0] = 11, boost $f_{\rm SW}$ = 400 kHz		4.5	15	
V <sub>VDD_POR_R</sub>	Power-on reset rising threshold				2.2	V
V <sub>VDD_POR_F</sub>	Power-on reset falling threshold		1.1			V
T <sub>TSD</sub>	Thermal shutdown threshold		150	165	180	°C
T <sub>TSD_THR</sub>	Thermal shutdown hysteresis			30		٠.
INTERNAL O	SCILLATOR					
£	Frequency			10		MHz
fosc	Frequency accuracy		-7%		7%	

- 1) All voltages are with respect to the potential at the GND pins.
- Minimum (MIN) and Maximum (MAX) limits are specified by design, test, or statistical analysis.

#### 7.6 Current Sinks Electrical Characteristics

Limits apply over the full ambient temperature range  $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ . Unless otherwise specified:  $V_{DD} = 3.3 \text{ V}$ ,  $V_{IN} = 12 \text{ V}$ , EN/VDDIO = 3.3 V, L = 22  $\mu$ H,  $C_{IN} = 2 \times 10 \ \mu\text{F}$  ceramic and 33  $\mu$ F electrolytic,  $C_{OUT} = 2 \times 10 \ \mu\text{F}$  ceramic and 33  $\mu$ F electrolytic,  $C_{VDD} = 1 \ \mu\text{F}$ ,  $C_{CPUMP} = 10 \ \mu\text{F}$ , Q = IPD25N06S4L-30-ND, D = SS5P10-M3/86A.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>LEAKAGE</sub>	Leakage current	Outputs OUT1 to OUT4, V <sub>OUT</sub> = 48 V		0.1	1	μΑ
I <sub>MAX</sub>	Maximum source current	OUT1 to OUT4		150		mA
I <sub>OUT</sub>	Output current accuracy	I <sub>OUT</sub> = 150 mA	-3%		3%	
I <sub>MATCH</sub>	Output current matching <sup>(1)</sup>	I <sub>OUT</sub> = 150 mA, 100% brightness		0.5%	2%	
$f_{LED\_PWM}$	LED PWM output frequency for display mode	PWM_FREQ[3:0] = 0000b PWM_FREQ[3:0] = 1111b		4883 39 063		Hz

<sup>(1)</sup> Output Current Accuracy is the difference between the actual value of the output current and programmed value of this current. Matching is the maximum difference from the average. For the constant current sinks on the part (OUT1 to OUT4), the following are determined: the maximum output current (MAX), the minimum output current (MIN), and the average output current of all outputs (AVG). Two matching numbers are calculated: (MAX-AVG)/AVG and (AVG-MIN)/AVG. The largest number of the two (worst case) is considered the matching figure. The typical specification provided is the most likely norm of the matching figure for all parts. Note that some manufacturers have different definitions in use.



## **Current Sinks Electrical Characteristics (continued)**

Limits apply over the full ambient temperature range  $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ . Unless otherwise specified:  $V_{DD} = 3.3 \text{ V}$ ,  $V_{IN} = 12 \text{ V}$ , EN/VDDIO = 3.3 V, L = 22  $\mu$ H,  $C_{IN} = 2 \times 10 \ \mu\text{F}$  ceramic and 33  $\mu$ F electrolytic,  $C_{OUT} = 2 \times 10 \ \mu\text{F}$  ceramic and 33  $\mu$ F electrolytic,  $C_{VDD} = 1 \ \mu\text{F}$ ,  $C_{CPUMP} = 10 \ \mu\text{F}$ , Q = IPD25N06S4L-30-ND, D = SS5P10-M3/86A.

F	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
$f_{\sf PWM}$	PWM input frequency	BRT_MODE[1:0] = 00, 01 and 10	100	500	Hz	
t <sub>PWM MIN</sub>	Minimum on and off time for PWM input		400		ns	
1	Dimming ratio (input	External 100 Hz PWM	13 000:1			
I <sub>DIM</sub>	resolution)	SPI or I <sup>2</sup> C control	16		bit	
		$f_{\text{LED\_PWM}} = 5 \text{ kHz}, f_{\text{OSC}} = 5 \text{ MHz}$	10			
Duna		$f_{\text{LED\_PWM}}$ = 10 kHz, $f_{\text{OSC}}$ = 5 MHz	9			
	PWM output resolution, PWM	$f_{\text{LED\_PWM}}$ = 20 kHz, $f_{\text{OSC}}$ = 5 MHz	8		bits	
	control for BRT_MODE[1:0] = 00, 01, and 10 (without dithering)	$f_{\text{LED\_PWM}} = 40 \text{ kHz}, f_{\text{OSC}} = 5 \text{ MHz}$	7			
PWM <sub>RES</sub>		$f_{\text{LED\_PWM}} = 5 \text{ kHz}, f_{\text{OSC}} = 40 \text{ MHz}$	13			
		$f_{\text{LED\_PWM}} = 10 \text{ kHz}, f_{\text{OSC}} = 40 \text{ MHz}$	12			
		$f_{\text{LED\_PWM}} = 20 \text{ kHz}, f_{\text{OSC}} = 40 \text{ MHz}$	11			
		$f_{\text{LED\_PWM}} = 40 \text{ kHz}, f_{\text{OSC}} = 40 \text{ MHz}$	10			
41	Individual output current	DRV_OUTx_CORR[3:0] = 1111	-7.4%			
$\Delta I_{OUT}$	adjustment range	DRV_OUTx_CORR[3:0] = 0000	6.5%	1		
V <sub>SAT</sub>	Saturation voltage <sup>(2)</sup>	I <sub>OUT</sub> = 150 mA	0.5	0.75	V	
		DRV_LED_FAULT_THR[1:0] = 00	3.6	i		
	LED about data of an ibasebald	DRV_LED_FAULT_THR[1:0] = 01	3.6		V	
VSHORT_FAULT_THR	LED short detection threshold	DRV_LED_FAULT_THR[1:0] = 10	6.9			
		DRV_LED_FAULT_THR[1:0] = 11	10.6			

<sup>(2)</sup> Saturation voltage is defined as the voltage when the LED current has dropped 10% from the value measured at 1 V.

#### 7.7 Boost Converter Characteristics

Limits apply over the full ambient temperature range –  $40^{\circ}$ C  $\leq$   $T_A \leq$  +125°C. Unless otherwise specified:  $V_{DD} = 3.3$  V,  $V_{IN} = 12$  V, EN/VDDIO = 3.3 V, L = 22  $\mu$ H,  $C_{IN} = 2 \times 10$   $\mu$ F ceramic and 33- $\mu$ F electrolytic,  $C_{OUT} = 2 \times 10$   $\mu$ F ceramic and 33- $\mu$ F electrolytic,  $C_{VDD} = 1$   $\mu$ F,  $C_{CPUMP} = 10$   $\mu$ F, Q = IPD25N06S4L-30-ND, D = SS5P10-M3/86A.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$V_{IN} = 6 \text{ V}, V_{BOOST} = 48 \text{ V} (f_{SW} = 303 \text{ kHz})$	600			
$I_{LOAD}$	Maximum continuous load current	$V_{IN} = 3 \text{ V}, V_{BOOST} = 30 \text{ V} (f_{SW} = 1.1 \text{ MHz})$	150			mA
		$V_{IN} = 3 \text{ V}, V_{BOOST} = 30 \text{ V} (f_{SW} = 2.2 \text{ MHz})$	100			
$V_{OUT}/V_{IN}$	Conversion ratio				10	
fsw	Switching frequency (central frequency if spread spectrum is enabled)	BOOST_FREQ = 000 BOOST_FREQ = 001 BOOST_FREQ = 010 BOOST_FREQ = 011 BOOST_FREQ = 100 BOOST_FREQ = 101 BOOST_FREQ = 110 BOOST_FREQ = 111	-7%	100 200 303 400 629 800 1100 2200	7%	kHz
t <sub>BOOST</sub> START-UP	Start-up time (1)			50		ms

<sup>(1)</sup> Start-up time is measured from the moment the boost is activated until the V<sub>OUT</sub> crosses 90% of its initial voltage value.



## **Boost Converter Characteristics (continued)**

Limits apply over the full ambient temperature range - 40°C  $\leq$   $T_{A}$   $\leq$  +125°C. Unless otherwise specified:  $V_{DD}$  = 3.3 V,  $V_{IN}$  = 12 V, EN/VDDIO = 3.3 V, L = 22  $\mu$ H,  $C_{IN}$  = 2  $\times$  10  $\mu$ F ceramic and 33- $\mu$ F electrolytic,  $C_{OUT}$  = 2  $\times$  10  $\mu$ F ceramic and 33- $\mu$ F electrolytic,  $C_{VDD}$  = 1  $\mu$ F,  $C_{CPUMP}$  = 10  $\mu$ F, Q = IPD25N06S4L-30-ND, D = SS5P10-M3/86A.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		$R_{SENSE} = 25 \text{ m}\Omega$				
		BOOST_IMAX_SEL=000		2		
	BOOST_IMAX_SEL=001		3			
	BOOST_IMAX_SEL=010		4			
I <sub>MAX</sub>	SW current limit	BOOST_IMAX_SEL=011		5		Α
		BOOST IMAX SEL=100		6		
		BOOST IMAX SEL=101		7		
		BOOST IMAX SEL=110		8		
		BOOST_IMAX_SEL=111		9		
$V_{GD}$	Gate driver output voltage		0		11	V
I <sub>GD_SOURCE_</sub> PEAK	Gate driver peak current, sourcing	BOOST_DRIVER_SIZE[1:0] = 11 BOOST_GD_VOLT = 1		1.7		Α
I <sub>GD_SINK_PEA</sub>	Gate driver peak current, sinking	$V_{DD}$ = 5 V, $V_{CPUMP}$ = 10 V FET SQ4850EY		1.5		A

## 7.8 Logic Interface Characteristics

VDDIO/EN = 1.65 V to  $V_{DD}$ ,  $V_{DD}$  = 3.3 V unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC INI	PUT VDDIO/EN		*		<u>'</u>	
V <sub>IL</sub>	Input low level				0.4	V
V <sub>IH</sub>	Input high level		1.2			V
I <sub>I</sub>	Input current		-1		1	μΑ
LOGIC IN	PUT SYNC, VSYNC, PWM, SO	CLK/SCL, MOSI/SDA, NSS, IF			·	
$V_{IL}$	Input low level				0.2 × VDDIO/EN	V
V <sub>IH</sub>	Input high level		0.8 × VDDIO/EN			
I <sub>I</sub>	Input current		-1		1	μΑ
LOGIC OL	JTPUT FAULT				·	
V <sub>OL</sub>	Output low level	I = 3 mA		0.3	0.5	V
I <sub>LEAKAGE</sub>	Output leakage current	V = 5.5 V			1	μΑ
LOGIC OL	JTPUT MISO					
$V_{OL}$	Output low level	I <sub>OUT</sub> = 3 mA		0.3	0.5	
$V_{OH}$	Output high level	I <sub>OUT</sub> = -2 mA	0.7 × VDDIO/EN	0.9 × VDDIO/EN		V
IL	Output leakage current				1	μΑ
LOGIC OL	JTPUTS SDA				*	
V <sub>OL</sub>	Output low level	I = 3 mA		0.3	0.5	V
I <sub>LEAKAGE</sub>	Output leakage current	V = 5.5 V			1	μΑ

# 7.9 V<sub>IN</sub> Undervoltage Protection (VIN\_UVLO)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>UVLO</sub> V <sub>IN</sub> UVLO threshold voltage		UVLO[1:0] = 00		Disabled		
	UVLO[1:0] = 01	2.64	3	3.36	\/	
	UVLO[1:0] = 10	4.4	5	5.6	V	
	UVLO[1:0] = 11	7.04	8	8.96		



# 7.10 V<sub>DD</sub> Undervoltage Protection (VDD\_UVLO)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{VDD\_UVLO}$	V IIVI O throphold voltage	VDD_UVLO_LEVEL = 0		2.5		\/
	V <sub>DD</sub> UVLO threshold voltage	VDD_UVLO_LEVEL = 1		3		V
$V_{HYST}$	V <sub>DD</sub> UVLO hysteresis			50		mV

# 7.11 V<sub>IN</sub> Overvoltage Protection (VIN\_OVP)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	OVP[1:0] = 00		Disabled			
	OVP[1:0] = 01	6.16	7	7.84	\/	
V <sub>OVP</sub>	V <sub>IN</sub> OVP threshold voltage	OVP[1:0] = 10	9.68	11	12.32	V
		OVP[1:0] = 11	19.8	22.5	25.2	

# 7.12 V<sub>IN</sub> Overcurrent Protection (VIN\_OCP)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	PL_SD_LEVEL[1:0] = 10		6			
$V_{OCP}$ R <sub>ISENSE</sub> = 20 m $\Omega$ , $V_{IN}$ = 12 V See (1)	PL_SD_LEVEL[1:0] = 11		8		Α	

<sup>(1)</sup> Refer to Selecting Current Sensing Resistor for LP8860-Q1 Power Input application note.

### 7.13 Power-Line FET Control Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>L,VSENSE_P</sub>	VSENSE_P pin leakage current	V <sub>SENSE_P</sub> = 48 V				
I <sub>L,VSENSE_N</sub>	VSENSE_N pin leakage current	$V_{SENSE_N} = 48 \text{ V}$		0.1	3	μΑ
$I_{L,SD}$	SD pin leakage current	V <sub>SD</sub> = 48 V				
I <sub>SD PFET</sub>	Pulldown current for power-line p-FET, NMOS_PLFET_EN=0	PL_SD_SINK_LEVEL = 00 PL_SD_SINK_LEVEL = 01 PL_SD_SINK_LEVEL = 10 PL_SD_SINK_LEVEL = 11		55 110 220 440		μΑ

## 7.14 External Temp Sensor Control Electrical Characteristics

PARAMETER	TEST CONDITIONS	MIN T	YP MAX	UNIT
R <sub>TEMP_HIGH</sub> T <sub>SENSE</sub> high level resistance value	EXT_TEMP_LEVEL_HIGH[3:0] = 0000 EXT_TEMP_LEVEL_HIGH[3:0] = 0001 EXT_TEMP_LEVEL_HIGH[3:0] = 0010 EXT_TEMP_LEVEL_HIGH[3:0] = 0011 EXT_TEMP_LEVEL_HIGH[3:0] = 0101 EXT_TEMP_LEVEL_HIGH[3:0] = 0101 EXT_TEMP_LEVEL_HIGH[3:0] = 0110 EXT_TEMP_LEVEL_HIGH[3:0] = 0111 EXT_TEMP_LEVEL_HIGH[3:0] = 1000 EXT_TEMP_LEVEL_HIGH[3:0] = 1001 EXT_TEMP_LEVEL_HIGH[3:0] = 1001 EXT_TEMP_LEVEL_HIGH[3:0] = 1010 EXT_TEMP_LEVEL_HIGH[3:0] = 1011 EXT_TEMP_LEVEL_HIGH[3:0] = 1101 EXT_TEMP_LEVEL_HIGH[3:0] = 1100 EXT_TEMP_LEVEL_HIGH[3:0] = 1110 EXT_TEMP_LEVEL_HIGH[3:0] = 1110 EXT_TEMP_LEVEL_HIGH[3:0] = 1110 EXT_TEMP_LEVEL_HIGH[3:0] = 11110 EXT_TEMP_LEVEL_HIGH[3:0] = 11110	15 13 11 10 9 8 7 7 6 6	35 77 67 30 34	kΩ



# **External Temp Sensor Control Electrical Characteristics (continued)**

P	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>TEMP_LOW</sub>	TSENSE low-level resistance value	EXT_TEMP_LEVEL_LOW[3:0] = 0000 EXT_TEMP_LEVEL_LOW[3:0] = 0001 EXT_TEMP_LEVEL_LOW[3:0] = 0010 EXT_TEMP_LEVEL_LOW[3:0] = 0011 EXT_TEMP_LEVEL_LOW[3:0] = 0100 EXT_TEMP_LEVEL_LOW[3:0] = 0101 EXT_TEMP_LEVEL_LOW[3:0] = 0110 EXT_TEMP_LEVEL_LOW[3:0] = 0111 EXT_TEMP_LEVEL_LOW[3:0] = 1011 EXT_TEMP_LEVEL_LOW[3:0] = 1000 EXT_TEMP_LEVEL_LOW[3:0] = 1001 EXT_TEMP_LEVEL_LOW[3:0] = 1010 EXT_TEMP_LEVEL_LOW[3:0] = 1011 EXT_TEMP_LEVEL_LOW[3:0] = 1011 EXT_TEMP_LEVEL_LOW[3:0] = 1100 EXT_TEMP_LEVEL_LOW[3:0] = 1110 EXT_TEMP_LEVEL_LOW[3:0] = 11110 EXT_TEMP_LEVEL_LOW[3:0] = 11110 EXT_TEMP_LEVEL_LOW[3:0] = 11111		79.67 43.35 29.77 22.67 18.30 15.34 13.21 11.60 10.34 9.32 8.49 7.79 7.20 6.69 6.25 5.87		kΩ
R <sub>TS_FLOAT</sub>	T <sub>SENSE</sub> maximum resistance (missing resistor fault value)			2		ΜΩ



# 7.15 I<sup>2</sup>C Serial Bus Timing Parameters (SDA, SCLK)

See Figure 1.

		MIN	NOM	MAX	UNIT
$f_{\sf SCLK}$	Clock frequency			400	kHz
1	Hold time (repeated) START Condition	0.6			μs
2	Clock low time	1.3		25000	μs
3	Clock high time	600			ns
4	Set-up time for a repeated START condition	600			ns
5	Data hold time	50			ns
6	Data setup time	100			ns
7	Rise Time of SDA and SCL	20+0.1xC <sub>b</sub>		300	ns
8	Fall Time of SDA and SCL	15+0.1xC <sub>b</sub>		300	ns
9	Set-up time for STOP condition	600			ns
10	Bus free time between a STOP and a START Condition	1.3			μs
C <sub>b</sub>	Capacitive load parameter for each bus line load of 1 pF corresponds to 1 ns.	10		200	ns

# 7.16 SPI Timing Requirements

See Figure 2.

		MIN	NOM MAX	UNIT
1	Cycle time	70		ns
2	Enable lead time	35		ns
3	Enable lag time	35		ns
4	Clock low time	35		ns
5	Clock high time	35		ns
6	Data setup time	20		ns
7	Data hold time	20		ns
8	Disable time		10	ns
9	Data valid		29	ns
10	NSS inactive time	700		ns
C <sub>b</sub>	Bus capacitance	5	40	pF




Figure 1. I<sup>2</sup>C Timing





Figure 2. SPI Timing Diagram



## 7.17 Typical Characteristics

Unless otherwise specified: L= 22  $\mu$ H (IHLP-5050FDER220M5A),  $C_{IN}$  = 2 × 10- $\mu$ F ceramic and 33  $\mu$ F electrolytic,  $C_{OUT}$  = 2 × 10- $\mu$ F ceramic and 33- $\mu$ F electrolytic, Q = IPD25N06S4L-30-ND, D = SS5P10-M3/86A,  $V_{DD}$  = 5 V, charge pump disabled, T = 25°C





## 8 Detailed Description

#### 8.1 Overview

The LP8860-Q1 is a high-voltage LED driver for automotive infotainment, LED clusters, and medium-sized LCD backlight applications with a boost controller. The device can be used as a stand-alone device, with a simple four-wire control:

- VDDIO/EN for enable
- PWM input for brightness control
- FAULT output to indicate fault condition
- NSS input for fault reset

Alternatively, the LP8860-Q1 can be controlled through I<sup>2</sup>C or SPI serial interface which allows wide range of user-specific configurable features.

#### 8.1.1 Boost Controller

The boost controller generates a 16-V to 48-V supply for LED strings. To optimize LED drive efficiency the boost controller includes adaptive output voltage control which gets feedback from monitoring the internal LED current sinks voltage circuit. This feature minimizes power consumption by adjusting the boost voltage to lowest sufficient level in all conditions.

Boost switching frequency can be set in a wide range from 100 kHz to 2.2 MHz. This enables system optimization for both high power applications, where efficiency is critical, and for lower power applications where small solution size can be achieved with high boost switching frequency.

The LP8860-Q1 has several features for system EMI optimization:

- Boost switching frequency can be selected either below or above AM band.
- Spread spectrum can be enabled to reduce energy around the switching frequency and its harmonics.
- Boost switching can be synchronized to an external clock with a dedicated SYNC input.
- Gate drive strength for the external FET is controllable with EEPROM.

## 8.1.2 LED Output Configurations

The LP8860-Q1 has four high-precision current sinks with up to 150 mA per output capability. LED outputs can be connected parallel to reach higher current levels.

LED outputs are highly configurable; for example, there are features such as brightness slope control, external clock synchronization, phase shifting, adaptive headroom control, etc.

In general there are 2 main user modes:

- Display Mode (with full feature set) and/or
- Cluster Mode (with limited feature set)

These modes and features are detailed in later sections.

### 8.1.3 Display Mode

In Display Mode LED outputs are configured to power an LCD backlight. Maximum current per string is set by  $R_{\text{ISET}}$ ; alternatively, through a user-programmable EEPROM value.

Brightness is controlled with PWM input or I<sup>2</sup>C/SPI register writes. An optional sloper feature enables automatic smooth transition between brightness levels. Sloper time can be programmed to EEPROM registers, and an advanced slope feature allows smoother response to eye compared to traditional linear slope.

Outputs are controlled with a Phase Shift PWM (PSPWM) Scheme. Due to the phase shift between the outputs they are not activated simultaneously which brings several benefits:

- Peak load current from the boost output is decreased, which reduces the voltage ripple seen at the boost output and allows smaller output capacitors.
- Smaller ripple reduces the possible audible noise from the ceramic boost output capacitors.
- PSPWM scheme multiplies the effective load frequency seen at the boost output by number of active channels. This further reduces the audible noise by transferring the output ripple frequency above human



### Overview (continued)

hearing.

 Optical ripple through LCD panel is reduced, helping to reduce the "waterfall" effect which is caused by asynchronous backlight ripple and LCD refresh.

PWM output frequency is set with EEPROM registers from 4.9 kHz to 39 kHz. Selecting output frequency depends on the number of strings used, system requirements for the frequency, and desired dimming ratio. Dimming resolution is a function of PWM output frequency — the higher the frequency, the lower the resolution.

User can choose to increase resolution by:

- enabling dithering function (optional through EEPROM), or
- · increasing internal clock frequency.

Increasing internal clock frequency increases device current consumption.

In high-quality display systems an "anti-waterfall" feature may be required. The LP8860-Q1 supports this by offering output synchronization to the LCD refresh signal through VSYNC input. VSYNC input is synchronized to outputs through internal PLL; EEPROM and filtering are described in later sections.

#### 8.1.4 Cluster Mode

In Cluster mode LED strings have independent control but fewer features enabled than in Display Mode.

Brightness (PWM and current) are independently controlled for all 4 outputs. When there is an unequal number of LEDs per channel, the LP8860-Q1 adaptive voltage control is not used in Cluster mode; therefore, boost output voltage is fixed (or externally controlled or powered).

In Cluster mode PWM frequency can be set through EEPROM, and Phase Shift PWM mode is enabled.

Cluster mode does not support the PWM input pin, hybrid dimming, slope control or dither mode.

### 8.1.5 Hybrid Dimming

Hybrid dimming combines both PWM and current-dimming benefits offering the best optical efficiency to drive LEDs. At higher brightness levels only the LED constant current is controlled; at lower brightness levels LED brightness is controlled by adding PWM on top of low constant current value.

Because LED optical efficacy declines with high forward current, reducing the current yields better system optical efficiency compared with conventional PWM dimming. An additional benefit of current dimming is reduced EMI compared to PWM switching. PWM dimming is used with lower brightness values to achieve a higher dimming ratio. The optimum switch point between PWM and current dimming is programmable and depends on the LED type.

#### 8.1.6 Charge Pump and Square Waveform (SQW) Output

The gate driver for the external boost FET can be powered directly from the VDD input or from the charge pump integrated into the LP8860-Q1. When a 5-V rail is available in the system for VDD supply, it is typically a high enough voltage to drive the external FET, and the internal charge pump can be disabled. In this case, the VDD and CPUMP pins must be shorted together, and the fly cap can be removed. When the system VDD is not high enough to drive the gate of the boost FET (typical case is 3.3 V), the charge pump can be used to multiply the gate drive voltage to 2x VDD.

The SQW output provides a 100-kHz square wave signal (1 mA maximum) with amplitude equal to the charge-pump output voltage. When the charge pump is disabled, the amplitude of the SQW signal is equal to VDD. See *Charge Pump* and *High Output Voltage Application* sections for usage examples.

## 8.1.7 Power-Line FET

Some automotive systems require a safety switch to disconnect the driver device from the battery. The LP8860-Q1 offers a power-line FET control circuit, which limits inrush current from the power line during start-up and reduces standby power consumption by disconnecting device from the power-line during an off state. This FET disconnects the boost and LED strings from the input during fault conditions. For example, when the input voltage is above the overvoltage protection (OVP) level, the power-line FET disconnects the LED strings from the power-line to protect LED outputs against overheating.



### Overview (continued)

Depending on which fault has shut down the power-line FET, the device can enter automatic fault recovery state where the power-line FET is turned on in 100-ms time periods to see if the fault condition has been removed. If the fault was only short-term, and normal operation condition returns, the device turns back on automatically.

#### 8.1.8 Protection Features

Extensive fault-detection and protection features of the LP8860-Q1 include:

- Open-string and shorted LED detections
  - LED fault detection prevents system overheating in case of open in some of the LED strings
- · Boost overcurrent
- Boost overvoltage
- VIN input overvoltage protection
  - Threshold sensing from VSENSE P pin
- VIN input undervoltage protection
  - Threshold sensing from VSENSE P pin
- VIN input overcurrent protection
  - Threshold sensing across R<sub>ISENSE</sub> resistor
- VDD input undervoltage lockout
- Thermal shutdown in case of die overtemperature (165°C nominal)

Fault protection thresholds are EEPROM programmable and some protection features can be disabled, or masked, if necessary.

A fault condition is indicated through the FAULT pin. If an I<sup>2</sup>C/SPI interface is used, the fault reason can be read from the register, and flags can be cleared with register write.


#### 8.1.9 Advanced Thermal Protection Features

The LP8860-Q1 has a unique features for protecting against overheating:

- 1. Die temperature based Thermal de-rating function. Average LED current is automatically lowered when die temperature increases above a predefined (90°C, 100°C, or 110°C) level. Decreasing LED current reduces thermal loading on the device and prevents overheating.
- 2. An external NTC sensor-based protection, where a sensor can be placed close to LEDs to protect them from overheating. The sensor is connected to the TSENSE pin of the device. Two methods are available:
  - Current de-rating, where the LED current is lowered proportionally to the temperature measured with the external NTC sensor. This method is available only if LED max current is set with R<sub>ISET</sub> resistor.
  - Brightness limitation above a predefined temperature



## 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Clock Generation

The LP8860-Q1 has an internal 10-MHz oscillator which is used for clocking the PWM input duty cycle measurement. The 10-MHz clock is divided by two, and the 5-MHz clock is used for clocking the state machine and internal timings.

The internal 5-MHz clock can be used for generating the LED PWM output frequency directly or it can be multiplied with an internal PLL to achieve higher resolution. The higher clock frequency for the PWM generation block allows the higher resolution; however, the tradeoff is higher power consumption of the part. Clock multiplication is set with <PWM RESOLUTION[1:0]> EEPROM bits.

#### 8.3.1.1 LED PWM Clock Generation With VSYNC

Unsynchronized LCD line scanning and LED backlight ripple may cause a "waterfall" effect. Synchronizating LED output PWM frequency with video processor or timing controller VSYNC/HSYNC signal can reduce this effect.

The PLL can be used for generating required PWM generation clock from the VSYNC signal. This ensures that the LED output PWM remains synchronized to the VSYNC signal, and there is no clock variation between the LCD display video update and the LED backlight output frequency. If PWM\_COUNTER\_RESET = 1, the VSYNC signal rising edge restarts the PWM generation, ensuring there is no clock drifting. The slow divider is intended for LED PWM frequency synchronization with an external VSYNC. An external filter connected to the FILTER pin must be used only if a slow divider is enabled — otherwise the LP8860-Q1 uses internal compensation.

The  $f_{\text{OUT}}$  of the PLL must be chosen in the 5-MHz to 40-MHz range. If VSYNC is enabled, the signal must be active before VDDIO/EN is set high and present whenever VDDIO/EN is high.




Figure 9. PLL Clock Generation

### 8.3.1.2 LED PWM Frequency and Resolution


LED output PWM frequency is selected with <PWM\_FREQ[3:0]> EEPROM register when using a 5-MHz internal oscillator for generating PWM output. <LED\_STRING\_CONF[2:0]> bits define phase shift between LED outputs as described later. <PWM\_RESOLUTION[1:0]> EEPROM bits select the PLL output frequency and hence the LED PWM resolution. PWM frequencies with <EN SYNC> = 0 are listed in Table 1.



## **Feature Description (continued)**


### **NOTE**

If the VSYNC signal is used for generating PWM output frequency, it affects all clock frequencies, as well as the LED PWM output frequency. The *EEPROM Bit Explanations* section explains how all the dividers affect the output clocks.



Copyright © 2016, Texas Instruments Incorporated

Figure 10. PWM Clocking With Internal Oscillator



Copyright © 2016, Texas Instruments Incorporated

Figure 11. PWM Clocking With PLL, Internal Oscillator as Reference

Table 1. Output PWM Frequency and Resolution With Internal Oscillator

Table is output i viii requestey and reconstitution internal occumulos								
		00 OSC = 5 MHz	01 OSC = 10 MHz	10 OSC = 20 MHz	11 OSC = 40 MHz			
PWM_FREQ[3:0]	PWM_RESOLUTION[1:0] PWM FREQUENCY (Hz)	RESOLUTION (bit)						
1111	39063	7	8	9	10			
1110	34180	7	8	9	10			
1101	30518	7	8	9	10			
1100	29297	7	8	9	10			
1011	28076	7	8	9	10			
1010	26855	7	8	9	10			
1001	25635	7	8	9	10			
1000	24412	7	8	9	10			
0111	23192	7	8	9	10			
0110	21973	7	8	9	10			
0101	20752	7	8	9	10			
0100	19531	8	9	10	11			
0011	17090	8	9	10	11			
0010	13428	8	9	10	11			



## **Feature Description (continued)**

Table 1. Output PWM Frequency and Resolution With Internal Oscillator (continued)

		00 OSC = 5 MHz	01 OSC = 10 MHz	10 OSC = 20 MHz	11 OSC = 40 MHz			
PWM_FREQ[3:0]	PWM_RESOLUTION[1:0] PWM FREQUENCY (Hz)	RESOLUTION (bit)						
0001	9766	9	10	11	12			
0000	4883	10	11	12	13			




Figure 12. PWM Synchronization With External VSYNC Input

PWM clock frequencies with different <SEL\_DIVIDER>, <EN\_PLL>, and <EN\_SYNC> combinations are listed in Table 2.

Table 2. PLL Clock and LED PWM Frequency

PWM_SYNC	SEL_DIVIDER	EN_PLL	EN_SYNC	PLL CLOCK	PWM FREQUENCY
0	X	0	0	5 MHz	See Table 1
0	1	1	0	5, 10, 20, 40 MHz	See Table 1
0	0	1	1	SYNC × R_SEL[1:0] × SLOW_PLL_DIV[12:0]/ SYNC_PRE_DIV[3:0]	PLL clock / GEN_DIV
1	0	1	1	SYNC × GEN_DIV × SLOW_PLL_DIV[12:0]/ SYNC_PRE_DIV[3:0]	PLL clock / GEN_DIV

GEN\_DIV coefficients and resolution (bit) are listed on Table 3.

Table 3. GEN\_DIV Coefficients and Resolution

		PWM_RESOLUTION[1:0]										
	00				01		10			11		
PWM_ FREQ[3:0]	STEP	GEN_DIV	RES (bits)	STEP	GEN_DIV	RES (bits)	STEP	GEN_DIV	RES (bits)	STEP	GEN_DIV	RES (bits)
0000	64	1024.00	10	32	2048.00	11	16	4096.00	12	8	8192.00	13
0001	128	512.00	9	64	1024.00	10	32	2048.00	11	16	4096.00	12
0010	176	372.36	8	88	744.73	9	44	1489.45	10	22	2978.91	11
0011	224	292.57	8	112	585.14	9	56	1170.29	10	28	2340.57	11
0100	256	256.00	8	128	512.00	9	64	1024.00	10	32	2048.00	11
0101	272	240.94	7	136	481.88	8	68	963.76	9	34	1927.53	10
0110	288	227.56	7	144	455.11	8	72	910.22	9	36	1820.44	10



		PWM_RESOLUTION[1:0]										
		00			01		10			11		
PWM_ FREQ[3:0]	STEP	GEN_DIV	RES (bits)	STEP	GEN_DIV	RES (bits)	STEP	GEN_DIV	RES (bits)	STEP	GEN_DIV	RES (bits)
0111	304	215.58	7	152	431.16	8	76	862.32	9	38	1724.63	10
1000	320	204.80	7	160	409.60	8	80	819.20	9	40	1638.40	10
1001	336	195.05	7	168	390.10	8	84	780.19	9	42	1560.38	10
1010	352	186.18	7	176	372.36	8	88	744.73	9	44	1489.45	10
1011	368	178.09	7	184	356.17	8	92	712.35	9	46	1424.70	10
1100	384	170.67	7	192	341.33	8	96	682.67	9	48	1365.33	10
1101	400	163.84	7	200	327.68	8	100	655.36	9	50	1310.72	10
1110	448	146.29	7	224	292.57	8	112	585.14	9	56	1170.29	10
1111	512	128.00	7	256	256.00	8	128	512.00	9	64	1024.00	10

Table 3. GEN\_DIV Coefficients and Resolution (continued)

Dithering allows increased resolution and smaller average steps size. Dithering can be programmed with EEPROM bits <DITHER[2:0]> 0 to 4 bits. Figure 13 shows 1-bit dithering. For 3-bit dithering, every  $8^{th}$  pulse is made 1 LSB longer to increase the average value by  $1/8^{th}$ . Dither is available in steady state condition when <EN\_STEADY\_DITHER> is high, otherwise during slope only.




Figure 13. Example of the Dithering, 1-Bit Dither, 10-Bit Resolution

## 8.3.2 Brightness Control (Display Mode)

The LP8860-Q1 LED outputs can be configured to display or cluster mode. The following sections describe display mode options. Cluster mode is a special mode with individually controlled LED outputs. See *Cluster Mode* section for details.

The LP8860-Q1 controls the brightness of the display with conventional PWM or with Hybrid PWM and Current dimming. Brightness control is received either from PWM input pin or from I<sup>2</sup>C/SPI register bits. The brightness source is selected with <BRT MODE[1:0]> bits as follows:

BRT\_MODE[1:0] BRIGHTNESS CONTROL

00 PWM input duty cycle

Brightness register

**Table 4. Brightness Control Selection** 

PWM input duty cycle x Brightness register

PWM direct control (PWM in = PWM out)

### 8.3.2.1 PWM Input Duty Cycle Based Control

01

10

11

In this mode the LED brightness is controlled by the input PWM duty cycle. The PWM detector block measures the duty cycle in the PWM pin and uses this 16-bit value to control the duty cycle of the LED output PWM. Input PWM period is measured from rising edge to the next rising edge.

The ratio of input PWM frequency and 10-MHz sampling clock defines resolution reachable with external PWM.

PWM input block timeout is 24 ms after the last rising edge; it must be taken into account for 0% and 100% brightness setting. For setting 100% brightness, a high-level PWM input signal must last at least 24 ms. The minimum on and off time for the PWM input signal is 400 ns.



### 8.3.2.2 Brightness Register Control

With brightness register control the LED output PWM is controlled with 16-bit resolution <DISP\_CL1\_BRT[15:0]> register bits.

#### 8.3.2.3 PWM Input Duty × Brightness Register

In this mode the PWM input duty cycle value is multiplied with the 16-bit <DISP\_CL1\_BRT[15:0]> register value to achieve the LED output PWM.

#### 8.3.2.4 PWM-Input Direct Control

With PWM-input direct control the output PWM directly follows the input PWM frequency and duty cycle. Due to the internal logic structure the input is clocked with the 5-MHz clock or the PLL clock (if it is enabled). The output PWM delay can be 5 to 6 clock cycles from input PWM.

In the direct control mode several of the advanced features are not available: Phase Shift PWM (PSPWM), brightness slope, dither, Hybrid PWM and Current dimming, and LED current limitation with external NTC.

Dimming ratio can be calculated as the ratio between the brightness PWM input signal and sampling clock (5-MHz or PLL clock) frequencies. In direct mode PWM duty cycle must be less than 100%. Boost adaptive mode turns off at 100% duty cycle.

### 8.3.2.5 Brightness Slope

Sloper makes the smooth transition from one brightness value to another. Slope time can be programmed with EEPROM bits <PWM\_SLOPE[2:0]> from 0 to 511 ms. Slope time is used for sloping up and down. Advanced slope makes brightness changes smooth for eye.

Table 5. Slope Time

PWM_SLOPE[2:0]	SLOPE TIME
000	disabled
001	1 ms
010	2 ms
011	52 ms
100	105 ms
101	210 ms
110	315 ms
111	511 ms






Figure 14. Sloper Operation

#### 8.3.2.6 LED Dimming Methods

In additional to conventional PWM dimming control the LP8860-Q1 supports Hybrid PWM and Current dimming. Hybrid dimming combines the PWM and current dimming methods. PWM dimming operates with a lower range of light, and linear current dimming is used with higher brightness values. If the <EN\_PWM\_I EEPROM> bit is set to 1, the system enables hybrid dimming. Principles of PWM dimming and Hybrid PWM and Current dimming are illustrated by Figure 15. Only 25% switch points and slope gain = 1 are shown for simplicity.




Figure 15. Principles of PWM Dimming and Hybrid PWM and Current Dimming

LED forward voltage increases and efficiency declines when forward current is increased. Use of constant current with PWM dimming at lower brightness and current dimming at greater brightness (instead of PWM dimming at full brightness range), yields better optical efficiency and resolution especially at lower brightness values. The optimum switch point between PWM and current dimming modes and current slope depend on the LED type.

PWM control ranges from 12.5% to 50% and the current slope can be selected using <GAIN\_CTRL[2:0]> and <I\_SLOPE[2:0]> EEPROM bits, respectively (see Table 6 and Table 7).




Figure 16. Optical Efficiency Improvement With PWM and Current Dimming



Table 6. Gain Control Selection
---------------------------------

GAIN_CTRL[2:0]	SWITCH POINT FROM PWM TO CURRENT DIMMING
000	50.0%
001	40.6%
010	31.3%
011	25.0%
100	21.9%
101	18.8%
110	15.6%
111	12.5%

**Table 7. Current Slope Control Selections** 

I_SLOPE[2:0]	SLOPE GAIN
000	1.000
001	1.023
010	1.047
011	1.070
100	1.094
101	1.117
110	1.141
111	1.164

The current setting for DISP\_CL1\_CURRENT[11:0] in Hybrid PWM and Current dimming mode can be defined by the following formula (assuming individual LED sink current correction DRV\_OUTx\_CORR[3:0] is 0%):

$$I_{DISP\_CL1\_CURRENT[11:0]} = I_{MAX} - DRV\_LED\_CURRENT\_SCALE[2:0] \times I\_SLOPE[2:0] \times \frac{(100\% - GAIN\_CTRL[2:0])}{100\%}$$

$$(1)$$

Example of calculation for Hybrid PWM and Current dimming mode, 100-mA maximum output current:

Target maximum current 100 mA	
Maximum scale 100 mA (DRV_LED_CURRENT_SCALE[2:0]=101)	$I_{DISP\_CL1\_CURRENT} = 100 - 100 \times 1 \times ((100 - 25) / 100) = 25 \text{ mA}$
Slope = 1.000 (I_SLOPE[2:0]=000)	, 5,6, _52 _56, (C. )
Switch point = 25% (GAIN_CTRL[2:0]=011)	

Example of calculation for Hybrid PWM and Current dimming mode, 23-mA maximum output current:

Target maximum current 23 mA	
Maximum scale 25 mA (DRV_LED_CURRENT_SCALE[2:0]=000)	$I_{DISP\_CL1\_CURRENT} = 23 - 25 \times 1.094 \times ((100 - 25) / 100) = 2.49 \text{ mA}$
Slope = 1.094 (I_SLOPE[2:0]=100)	· · · · · · · · · · · · · · · · · · ·
Switch point = 25% (GAIN_CTRL[2:0]=011)	


## **NOTE**

- 1. Formula is only approximation for the actual value.
- 2. DISP\_CL1\_CURRENT[11:0] value must be chosen to avoid current saturation before 100% brightness is achieved.



### 8.3.2.7 PWM Calculation Data Flow for Display Mode

Figure 17 shows the PWM calculation data flow for display mode. In PWM direct control mode most of the blocks are bypassed, and this flow chart does not apply.



Copyright © 2016, Texas Instruments Incorporated

Figure 17. PWM Data Flow Calculation

**Table 8. PWM Calculation Blocks** 

BLOCK NAME	DESCRIPTION
PWM detector	PWM detector block measures the duty cycle of the input PWM signal. Resolution depends on the input signal frequency. Hysteresis selection sets the minimum allowable change to the input. Smaller changes are ignored.
Brightness register	16-bit register for brightness setting <disp_cl1_brt[15:0]></disp_cl1_brt[15:0]>
Brightness mode control	Brightness control block gets 16-bit value from the PWM detector, and also 16-bit value from the brightness register <disp_cl1_brt[15:0]>. <brt_mode[1:0]> selects whether to use PWM input duty cycle value, the brightness register value or multiplication.</brt_mode[1:0]></disp_cl1_brt[15:0]>
Temperature regulator	Temperature regulator reduces LED PWM duty cycle depending on internal and external temperature sensor.  See LED Current Dimming With Internal Temperature Sensor and LED Current Limitation With External NTC Sensor for details
External temperature sensor	External NTC temperature sensor
Internal temperature sensor	Internal die temperature sensor
Sloper	Sloper makes the smooth transition from one brightness value to another. Slope time can be adjusted from 0 ms to 511 ms with <pwm_slope[2:0]> EEPROM bits.</pwm_slope[2:0]>
Advanced sloper	Advanced slope makes brightness changes smoother for eye; see Brightness Slope for details
PWM and Current Control	Hybrid PWM and Current dimming improves the optical efficiency of the LEDs by using PWM control with lower brightness values and current control with greater values. <en_pwm_i> EEPROM bit enables Hybrid PWM and Current control. PWM dimming range can be set 12.5 to 50% of the brightness range with <gain_ctrl[2:0]> EEPROM bits. Current slope can be adjusted by using the <i_slope[2:0]> EEPROM bits. See LED Dimming Methods for details</i_slope[2:0]></gain_ctrl[2:0]></en_pwm_i>
Dither	With dithering the output resolution can be further increased. This way the brightness change steps are not visible to eye. The amount of dithering is 0 to 4 bits, and is selected with <dither[2:0]> EEPROM bits.</dither[2:0]>
PWM comparator	PWM comparator compares the PWM counter output to the value received from the dither block. Output of the PWM comparator directly controls the LED current sinks. If Phase Shift PWM (PSPWM) mode is used, the PWM counter values for each LED output are modified by summing an offset value to create different phases.
PWM counter	Overflowing 16-bit PWM counter creates new PWM cycle. Step for incrementation is defined by <pwm_freq[3:0]> and <pwm_resolution[1:0]> bits, see Table 3.</pwm_resolution[1:0]></pwm_freq[3:0]>



### 8.3.3 LED Output Modes and Phase Shift PWM (PSPWM) Scheme

The PSPWM scheme allows delaying the time when each LED output is active. When the LED outputs are not activated simultaneously, the peak load current from the boost output is greatly decreased. This reduces the ripple seen on the boost output and allows smaller output capacitors. Reduced ripple also reduces the output ceramic capacitor audible ringing. The PSPWM scheme also increases the load frequency seen on boost output up to 4 times, therefore transferring possible audible noise to a frequency above human hearing range. In addition, "optical ripple" through the LCD panel is reduced helping in waterfall noise reduction.

Figure 18 shows the available LED output modes. The number of LED outputs used can be one to four; outputs can be tied together to increase current for one string or all four strings can be independently controlled in the cluster mode.

In <LED\_STRING\_CONF[2:0]> = 000 the phase difference between channels is 90 degrees. This mode is intended for application in Figure 53. When <LED\_STRING\_CONF[2:0] > = 001 the phase difference between 3 channels in display mode is 120 degrees. This mode is intended for application shown in Figure 63. When <LED\_STRING\_CONF[2:0]> = 010 the phase difference between 2 channels in display mode is 180 degrees, channels 3 and 4 in cluster mode, intended for application illustrated by Figure 60. LED strings not used in Display mode can be used for Cluster mode, or not used. When <LED\_STRING\_CONF[2:0]> = 111 all strings are in cluster mode.




Figure 18. Phase Shift Modes



# **Table 9. Description of the LED Output Modes**

MODE	LED_STRING_CONF[2:0]	DESCRIPTION
0	000	4 separate LED strings with 90° phase shift
1	001	3 separate LED strings with 120° phase shift (String 4 in cluster mode or not used)
2	010	2 separate LED strings with 180° phase shift (Strings 3 and 4 in cluster mode or not used)
3	011	1 LED string. (Strings 2,3 and 4 in cluster mode or not used)
4	100	2 LED strings (1+2, 3+4) with 180° phase shift. Strings with same phase can be connected together.
5	101	1 LED string (1+2+3+4). All strings with same phase (can be tied together).
6	110	1 LED string (1+2). 1st and 2nd strings tied with same phase, strings 3 and 4 are in cluster mode or not used
7	111	All strings are used in cluster mode with 90° phase shift




# **Table 10. Output Mode Configuration**

LED_STRING_CONF[2:0]	0	00	0	01	0.	10	0	11	1	00	1	01	1	10	1	11
SETUP	No. of Displ. Strings	No. of Cluster Strings														
	4	0	3	1	2	1+1	1	1+1+1	2+2	0	same phase/ 4 tied	0	same phase/ 2 tied	1+1	0	1+1+1+1
Adaptive voltage control	Υ		Υ	N	Υ	N	Υ	N	Υ		Y		Υ	N		N
FAULT DETECTION		1		-				*		1	1		1	+		
Open LED string	Υ		Υ	Y	Υ	Υ	Υ	Υ	Υ		Υ		Υ	Υ		Υ
Short LED string	Υ		Υ	Υ	Υ	Υ	N	Y	Υ		Y/N		Y/N	Υ		Υ
OPTIONS								1						1		
Sloper	Υ		Υ	N	Υ	N	Υ	N	Υ		Υ		Υ	N		N
Dithering																
Int. temp. current dimming																
Ext. temp. current limit																
Ext. temp. current dimming				Y		Υ		Υ						Υ		Y
Brightness modes	All		All	Reg. only	All	Reg. only	All	Reg. only	All		All		All	Reg. only		Reg. only
PMW dimming	Υ		Υ	Y	Υ	Υ	Υ	Y	Υ		Υ		Υ	Υ		Y
Hybrid PWM and Current Dimming				N		N		N						N		N
LED OUTPUT PARAMETERS (PLL F	requency 40	MHz)												-1		
$f_{LED}$ PWM min	4.9 kHz			4.9 kHz						4.9 kHz		4.9	kHz		4.9 kHz	
Resolution at min $f_{LED\ PWM}$	13			13						13		1	13		13	
f <sub>LED PWM</sub> max	39 kHz			39 kHz						39 kHz		39	kHz		4.9 kHz	
Resolution at max $f_{LED\ PWM}$	10					10					10		1	10		13
Additional Dither for Display	4		4	N	4	N	4	N	4		4		4	N		N
LED OUTPUT PARAMETERS (PLL F	requency 5 N	Hz/off						1						1		
f <sub>LED PWM</sub> min	4.9 kHz			4.9 kHz						4.9 kHz		4.9	kHz		610 Hz	
Resolution at min $f_{LED\ PWM}$	10	1		10					1	10	1	1	10		13	
f <sub>LED PWM</sub> Max	39 kHz	1		39 kHz					1	39 kHz	1	39	kHz		610 Hz	
Resolution at max $f_{LED\;PWM}$	7	1		7				1		1		7		13		
Additional bits with dither	4	1	4	N	4	N	4	N	4	1	4		4	N		N



#### 8.3.4 LED Current Setting



Copyright © 2016, Texas Instruments Incorporated

Figure 19. LED Current Setting

The output LED current can be set by a register. Maximum output LED current can be set by an external resistor when that option is enabled. For strings in cluster mode current for every LED output can be set independently.

The maximum current for the LED outputs in display mode are controlled with <DISP\_CL1\_CURRENT [11:0]> bits. Current for the outputs in the cluster mode are controlled separately by the register bits <DISP\_CL1\_CURRENT[11:0]>, <CL2\_CURRENT[7:0]>, <CL3\_CURRENT[7:0]>, and <CL4\_CURRENT[7:0]> respectively. In the display mode resolution for current control is 12 bits. In the cluster mode resolution is 8 bits for all outputs except OUT1. For OUT1 maximum current resolution is always 12 bits.

Additionally, current for every output current can be scaled with <DRV\_LED\_CURRENT\_SCALE[2:0]> bits (see Table 11) and can be corrected by <DRV\_OUTx\_CORR[3:0]> EEPROM bits. The adjustment range is shown in Table 12 Maximum current settings are effective for display and cluster modes.

**Table 11. LED Current Scaling** 

DRV_LED_CURRENT_SCALE[2:0]	MAXIMUM CURRENT
000	25 mA
001	30 mA
010	50 mA
011	60 mA
100	80 mA
101	100 mA
110	120 mA



Table 11. LED Current Scaling (continued)

DRV_LED_CURRENT_SCALE[2:0]	MAXIMUM CURRENT
111	150 mA

When maximum current is controlled by anexternal resistor R<sub>ISET</sub> (<DRV\_EN\_EXT\_LED\_CUR\_CTRL>=1), current for outputs in display mode or for OUT1 in cluster mode can be calculated as follows:

$$I_{LED} = \frac{3000 \times V_{BG}}{R_{ISET}} \times \frac{DISP\_CL1\_CURRENT[11:0]}{4095} \times \frac{DRV\_LED\_CURRENT\_SCALE[2:0]}{150} \times \frac{(DRV\_OUTx\_CORR[3:0]+100)}{100} \tag{2}$$

Where  $V_{BG} = 1.2 \text{ V}$ .

For example, if <DISP\_CL1\_CURRENT[11:0]> is 0xFFF, <DRV\_LED\_CURRENT\_SCALE[0:2]> is 111, and a 24-k $\Omega$  R<sub>ISFT</sub> resistor is used, then the LED maximum current is 150 mA.

When current control with external resistor is disabled (<DRV\_EN\_EXT\_LED\_CUR\_CTRL>=0) LED current for outputs in display mode or for OUT1 in cluster mode can be calculated as follow:

$$I_{LED} = \frac{DISP\_CL1\_CURRENT[11:0]}{4095} \times DRV\_LED\_CURRENT\_SCALE[2:0] \times \frac{(DRV\_OUTx\_CORR[3:0]+100)}{100}$$
(3)

When maximum current control with external resistor is enabled, LED current for OUT2...OUT4 outputs in cluster mode is defined as:

le is defined as:
$$I_{\text{LED}} = \frac{3000 \times \text{V}_{\text{BG}}}{\text{R}_{\text{ISET}}} \times \frac{\text{CLx}_{\text{CURRENT[7:0]}}}{255} \times \frac{\text{DRV}_{\text{LED}}_{\text{CURRENT}}_{\text{SCALE[2:0]}}}{150} \times \frac{(\text{DRV}_{\text{OUTx}}_{\text{CORR[3:0]}+100})}{100} \times \frac{(4)}{100}$$

Otherwise, when current control with external resistor is disabled:

$$I_{LED} = \frac{CLx\_CURRENT[7:0]}{255} \times DRV\_LED\_CURRENT\_SCALE[2:0] \times \frac{(DRV\_OUTx\_CORR[3:0]+100)}{100}$$
(5)

Correction value is defined by <DRV\_OUTx\_CORR[3:0]> shown in Table 12:

**Table 12. Individual Current Correction** 

DRV_OUTx_CORR[3:0]	CORRECTION
0000	6.50%
0001	5.60%
0010	4.70%
0011	3.70%
0100	2.80%
0101	1.90%
0110	0.90%
0111	0.00%
1000	-0.9%
1001	-1.90%
1010	-2.80%
1011	-3.70%
1100	-4.70%
1101	-5.60%
1110	-6.50%
1111	-7.40%

**NOTE** 

Formulas are only approximation for the actual current.




The <DISP\_CL1\_CURRENT[11:0]> register is initialized during start-up by the <LED\_CURRENT\_CTRL[11:0]> EEPROM bits. <DRV\_LED\_CURRENT\_SCALE[2:0]> are initialized by the <DRV\_LED\_CURRENT\_SCALE[2:0]> EEPROM bits. Cluster mode current registers for outputs OUT2 and OUT3 are initialized by 0 during power on reset.

Current register value must be not written to 0 if brightness is not zero – it may cause LED faults and adaptive voltage control instability.

#### 8.3.5 Cluster Mode

Cluster is a simplified mode which allows independent current and PWM control for every string in cluster mode. In this mode brightness control is limited to conventional PWM through the SPI/I<sup>2</sup>C brightness registers. The PWM input pin, Hybrid PWM and Current dimming mode, slope control, or dither are not available. Brightness for different LED strings depends on <DISP\_CL1\_BRT[15:0]>, <CL2\_BRT[12:0]>, <CL3\_BRT[12:0]> and <CL4\_BRT[12:0]> registers. If OUT1 is in cluster mode, only 13 MSB are used. If all LED outputs are in the cluster mode, LED output PWM resolution is always 13 bits, and frequency depends on <PWM\_RESOLUTION[1:0]> bits (see Table 13). If one or more of the LED outputs is in display mode, frequency, and resolution for strings in the cluster mode is the same as for strings in the display mode (see Table 1).



Copyright © 2016, Texas Instruments Incorporated

Figure 20. Cluster Mode Block Diagram

Table 13. Output PWM Frequency for Mode 7 (All Strings in Cluster Mode)

PWM_RESOLUTION[1:0]	00	01	10	11
OSC frequency (MHz)	5	10	20	40
f <sub>LED PWM</sub> (Hz)	610	1221	2442	4883

When the LP8860-Q1 is set in cluster mode, fault protection functionality is limited. Headroom for LED strings must be between the high-voltage comparator level <DRV\_LED\_FAULT\_THR[1:0]> and low-voltage comparator level <DRV HEADR[2:0]> (which depend upon saturation voltage); otherwise a fault is generated.

Adaptive boost control does not follow strings in cluster mode. Display mode strings and cluster mode strings must not be connected to the same boost. When LED strings in display and cluster modes are connected to the same boost, LED open or short faults may be generated if the LED forward-voltage mismatch is too high.

If all LED outputs are in cluster mode, boost output voltage is fixed and must be set by EEPROM <BOOST\_INITIAL\_VOLTAGE[5:0]> bits to a value high enough to ensure correct LED string operation in all conditions.

<EN\_CL\_LED\_FAULT>=0 disables cluster LED fault detection, even if all LED strings are in the cluster mode. The current de-rating (based on the internal temperature sensor) and LED current limitation (based on external temperature sensor) are not functional in this mode, and analog current dimming based on the external sensor functionality is limited (LED shutdown for high temperature is not operational).



#### 8.3.6 Boost Controller

The LP8860-Q1 boost controller generates a 16-V to 48-V supply voltage for the LEDs. Output voltage can be increased by an external resistive voltage divider connected to the FB pin, but voltage lower than 16 V is not supported.

The output voltage can be controlled either with EEPROM register bits <BOOST\_INITIAL\_VOLTAGE[5:0]>, or automatic adaptive boost control can be used. During start-up the output voltage is ramped to default start-up voltage <BOOST\_INITIAL\_VOLTAGE[5:0]> where it then adapts to the required voltage based on LED output headroom voltage (if adaptive mode has been enabled in EEPROM). Initial voltage for adaptive voltage control mode must be higher than LED string voltage — otherwise the system may generate a boost overvoltage fault during VDDIO/EN pin toggling if the output boost capacitor is not discharged below the initial voltage before the next boost start-up. A different option is to set <MASK\_BOOST\_OVP\_STATUS> bit high to prevent a boost overvoltage fault.

The converter is a magnetic switching PWM mode DC-DC converter with a current limit. The topology of the magnetic boost converter is called Current Programmed Mode (CPM) control, where the inductor current is measured and controlled with the feedback. Switching frequency is selectable from 100 kHz and 2.2 MHz with EEPROM bits <BOOST\_FREQ\_SEL[2:0]>. In most cases lower frequency has the highest system efficiency.

In adaptive mode the boost output voltage is adjusted automatically based on LED current sink headroom voltage. Boost output voltage control step size is, in this case, 125 mV to ensure as small as possible current sink headroom and high efficiency. The adaptive mode is enabled with the <EN\_ADAP EEPROM> bit. If boost is started with adaptive mode enabled, then the initial boost output voltage value is defined with the <BOOST\_INITIAL\_VOLTAGE[5:0]> EEPROM register bits in order to eliminate long output voltage iteration time when boost is started after VDDIO/EN toggling or power-on reset.

Boost can be clocked by an external SYNC signal (100 kHz to 2.2 MHz); minimum pulse length for the signal is 200 ns. If an external SYNC disappears, boost uses internal frequency defined by <BOOST\_FREQ\_SEL[2:0]> EEPROM bits. The boost frequency with external SYNC and EEPROM bits-defined frequency need to be close to each other; maximum frequency mismatch is ±25%. The boost controller has optional spread-spectrum switching operation (±3% from central frequency, 1.875-kHz modulation frequency) which reduces spectrum spikes around the switching frequency and its harmonic frequencies.

Further EMI reduction can be achieved by limiting the rise and fall times of the FET with an additional external resistor on the GD pin.

The boost gate driver is powered directly from VDD voltage or from the charge pump which multiplies V<sub>DD</sub> voltage by 2. If the charge pump is disabled, the VDD and CPUMP pins must be tied together.






Figure 21. Boost Converter Topology

### 8.3.7 Charge Pump

The boost switch FET gate driver is powered typically from VDD voltage. When the VDD voltage is not high enough to drive the boost FET gate, the charge pump can be used to increase gate-driver voltage.

The charge pump effectively doubles the VDD voltage for gate driver. Maximum DC output current is 50 mA. Boost driver voltage selection bit BOOST\_GD\_VOLT must be set to 1 before enabling the charge pump. If VDD voltage is 5 V, the charge pump is not typically needed. In this case, a flying capacitor is not necessary, and the charge pump output CPUMP pin must be connected to the VDD input pin.





Figure 22. Charge Pump

**Table 14. Charge Pump Clock Frequency** 

CP_2X_CLK	FREQUENCY (kHz)
00	104
01	208
10	417
11	833




Square-waveform (SQW) output provides a 100-kHz square wave signal (1 mA max) with amplitude equal to the charge pump output voltage. When the charge pump is disabled, amplitude of this voltage is equal to VDD. This signal can be used to generate low-current voltage rails; for example, a gate-reference voltage for output protective FET (Figure 61) or for using nMOSFET as power-line FET (Figure 25). Figure 23 and Figure 24 show examples of possible connections.




Copyright © 2016, Texas Instruments Incorporated

Figure 23. V<sub>RAIL</sub> Multiplied by 2



Copyright © 2016, Texas Instruments Incorporated

Figure 24. V<sub>RAIL</sub> Multiplied by 4



Copyright © 2016, Texas Instruments Incorporated


Figure 25. Using nFET for Power-Line Control



#### 8.3.8 Powerline Control FET

The power-line FET limits peak current from the power line during start-up and allows the boost and LED strings to be disconnected during a fault condition, when device is in fault recovery state.

The power-line control block has VSENSE\_P and VSENSE\_N pins for sensing input current and a shutdown SD pin for driving the gate of the power-line FET. The power-line FET is opened when the LP8860-Q1 is enabled by VDDIO/EN signal and  $V_{IN}$  is greater than  $V_{GS}$  in steady state (when pFET is used as a power-line FET). A power-line pFET must be chosen with minimal  $V_{GS}$  in steady state. Gate current is defined by the <PL\_SD\_SINK\_LEVEL[1:0]> EEPROM bits.



Copyright © 2016, Texas Instruments Incorporated

Figure 26. Power-line FET Control

During a shutdown state the LP8860-Q1 closes the power-line FET and prevents possible boost and LED leakage. Sense pins are used to detect overcurrent. Power-line FET is closed when an OCP fault occurs. A VIN OCP is indicated with PL\_FET\_FAULT bit. The power-line FET closes with all faults, followed by entering to a recovery state.

When it is not possible to choose a pFET with the necessary characteristics, a schematic with nFET can be used (see *Charge Pump* section, Figure 25); the <NMOS\_PLFET\_EN EEPROM> bit must be set accordingly. In this case the SD pin provides current to shut down the power-line nFET during fault condition.

#### 8.3.9 Protection and Fault Detection Modes

The LP8860-Q1 has fault detection for LED outputs, low and high input voltage, power line overcurrent, boost overcurrent, boost overvoltage, and charge pump overload. In addition, the device has thermal shutdown and LED overtemperature protection with an external NTC thermistor.

Faults have dedicated fault flags in registers <FAULT> and <LED\_FAULT>. Mask bits can be used to disable certain faults (see Table 17 for details). In addition the open-drain output pin FAULT can be used to indicate occurred fault. Writing CLEAR\_FAULTS or setting the NSS pin (I<sup>2</sup>C interface mode only) high resets the fault. Setting the VDDIO/EN pin low, then high again, resets the faults as well.

### 8.3.9.1 LED Fault Comparators and Adaptive Boost Control

Every LED current sink has 3 comparators for adaptive boost control and fault detection. Each comparator outputs is filtered. Filter control bits <BL\_COMP\_FILTER\_SEL [3:0]> select how many PWM generator clock cycles (5 MHz if PLL disabled or PLL clock) high/mid comparator is filtered before it is used to detect shorted LEDs and boost voltage down-scaling. Usually 1 µs is sufficient; for 5-MHz frequency it means <BL COMP FILTER SEL [3:0]> = 0000b, 10 MHz = 0001b, 20 MHz = 0010b, and 40 MHz = 0011b.

Adaptive boost-control function adjusts the boost output voltage to the minimum sufficient voltage for proper LED current sink operation. The output with the highest  $V_F$  LED string is detected and the boost output voltage adjusted accordingly. Current sink headroom can be adjusted with EEPROM bits <DRV\_HEADR[2:0]>. Boost adaptive control voltage step size is 125 mV. Boost adaptive control operates similarly with and without PSPWM. Additionally, when faster boost response is needed in larger brightness steps, the "jump" command can be used. Jump allows increase of the boost voltage with greater steps. Jump is enabled with the <EN\_JUMP> EEPROM bit. The threshold for the magnitude of brightness increase that requires use of jump can be set with the <JUMP\_STEP\_SIZE[1:0]> EEPROM bits. <BRIGHTNESS\_JUMP\_THRES[1:0]> EEPROM bits define when the jump command is activated.






Figure 27. Boost Voltage Adaptation




Figure 28. Output Voltage Comparators

Figure 29 shows different cases which cause boost voltage increase, decrease, or generate faults.




Figure 29. Protection and Boost Adaptation Algorithms

#### **NOTE**

In the Cluster mode, if voltage of one or more outputs is below LOW\_COMP, it causes open LED fault detection.

#### 8.3.9.2 LED Current Dimming With Internal Temperature Sensor

The LP8860-Q1 can prevent thermal shutdown (TSD) by reducing the average LED strings current based on die temperature.

When die temperature reaches <INT\_TEMP\_LIM[1:0]> EEPROM bits-defined threshold, the device automatically lowers the brightness (2.25% / °C typical). Depending on brightness control mode either PWM duty cycle or current is used for average current reduction.




Figure 30. Thermal De-Rating Function Example With 100% and 50% Brightness

Table 15. Thermal De-rating Function Temperature Thresholds

INT_TEMP_LIM[1:0]	TEMPERATURE
00	disabled
01	90°C
10	100°C
11	110ºC

**Table 16. Temperature ADC Output for Different Temperatures** 

	DECIMAL OUTPUT VALUE	OF TEMP[10:0] REGISTER
TEMPERATURE (°C)	VDD 3.6 (V)	VDD 5 (V)
-40	885	891
-35	901	907
-30	916	923
-25	932	939
-20	948	954
-15	964	970
-10	980	986
-5	994	1002
0	1010	1018
5	1026	1034
10	1041	1050
15	1057	1066
20	1073	1082
25	1089	1098
30	1105	1115
35	1121	1131
40	1137	1147
45	1154	1163
50	1170	1180
55	1186	1196
60	1202	1212
65	1219	1229



TEMPERATURE (9C)	DECIMAL OUTPUT VALUE	OF TEMP[10:0] REGISTER
TEMPERATURE (°C)	VDD 3.6 (V)	VDD 5 (V)
70	1235	1245
75	1252	1262
80	1268	1278
85	1285	1293
90	1301	1310
95	1318	1328
100	1332	1343
105	1349	1359
110	1365	1375

#### 8.3.9.3 LED Current Limitation With External NTC Sensor

The <EXT\_TEMP\_COMP\_EN> EEPROM bit enables the LED current limitation mode. The principle of current limitation is shown in Figure 31.

When LED temperature reaches <EXT\_TEMP\_LEVEL\_LOW[3:0]> level, the device automatically tries to reduce LED average current step-by-step by 3.125% from maximum brightness value. Step time is defined by <EXT\_TEMP\_PERIOD[4:0]> EEPROM bits. If temperature continues to increase and reaches <EXT\_TEMP\_LEVEL\_HIGH[3:0]> level, the device shuts down the LEDs and generates a fault condition. The LEDs are turned on automatically when the temperature is below the <EXT\_TEMP\_LEVEL\_LOW[3:0]> level. Otherwise, if after one or more steps the temperature drops down below <EXT\_TEMP\_LEVEL\_LOW[3:0]>, brightness increases with the same step time until it reaches the original level. The LP8860-Q1 uses PWM duty reduction to reduce LED current. The device detects external NTC resistor availability, and the <TEMP\_RES\_MISSING> flag is set, if the NTC sensor is missing (resistance is 2 M $\Omega$  or more).




Figure 31. LED Current Limitation With NTC




Figure 32. Timing Diagram for LED Current Limitation With NTC

#### 8.3.9.4 LED Current Dimming With External NTC Sensor

When an external resistor for maximum current control is used, current dimming for LED current can be used also. In this case LED current can be de-rated when ambient temperature is high. This option must be enabled by <EXT\_TEMP\_I\_DIMMING\_EN> and <EXT\_TEMP\_COMP\_EN> EEPROM bits.

Knee point and slope are defined by <EXT\_TEMP\_MINUS[1:0]> and <EXT\_TEMP\_GAIN[3:0]> EEPROM bits respectively. LED shutdown temperature is defined by <EXT\_TEMP\_LEVEL\_HIGH[3:0]> bits. Serial and parallel resistors R1 and R2 affect the slope and knee point and can be used for the thermal curve adjustment and NTC linearization.




Figure 33. Current Dimming for High Ambient Temperature





Figure 34. NTC Linearization

Figure 35 and Figure 36 show the block diagrams for current dimming.





Copyright © 2016, Texas Instruments Incorporated

Figure 35. Temperature-Dependent NTC Current (Subtracted from ISET Current)

Figure 36. NTC Current Processing — Scaling, Shift, and Limitation

Current dimming by external NTC sensor for 150-mA scale can be defined by formulas:

$$I_{SET} = \frac{V_{BG}}{50 \times R_{ISET}} \times 1000$$

$$I_{TEMP} = \begin{bmatrix} \frac{V_{BG}}{R1 + \frac{R2 \times R_{NTC}}{R2 + R_{NTC}}} \times 1000 + 3.57 \mu A \\ \frac{R1 \times R_{NTC}}{R2 + R_{NTC}} \end{bmatrix} - EXT_{TEMP\_MINUS[1:0]}$$
(6)

 $I_{TEMP}$  cannot be negative; if  $I_{TEMP} < 0$ , then  $I_{TEMP}$  must be 0.

 $I_{LED} = (I_{SET} - I_{TEMP}) \times 150 \text{ mA}$ 

 $I_{LED}$  cannot go below a 5-mA level; if calculated  $I_{LED}$  < 5 mA, then  $I_{LED}$  = 5 mA.

#### where

- $I_{SET}$ : Maximum current setting with external resistor  $R_{ISET}$ ,  $\mu A$
- I<sub>TEMP</sub>: Temperature compensation, μA
- $R_{ISET}$ : External resistor,  $k\Omega$
- R1, R2: Resistors for adjustment,  $k\Omega$
- I<sub>LED</sub>: Output current per channel, mA
- EXT\_TEMP\_MINUS[1:0]: 1, 5, 9, 13 μA
- EXT\_TEMP\_GAIN[[3:0]: 50/n, n = 16 to 1

#### 8.3.9.5 Protection Feature and Fault Summary

Table 17 summarizes protection features and related faults.



### Table 17. Overview of the Fault/Protection Schemes

FAULT/PROTECTION	FAULT NAME	THRES	SHOLD	ACTION <sup>(1)(2)</sup>	MASK <sup>(3)</sup>	FAULT CLEARING (4)(5)
Input overvoltage protection	VIN_OVP	00 01 10 11	EL[1:0] (V)  OFF  7  11  22.5	VIN overvoltage monitored from soft start. Fault causes entry to FAULT_RECOVERY state. If device is restarted successfully with recovery timer, the fault register bit is not automatically cleared.  FAULT pin is pulled low.	MASK_OVP_FSM Masks fault recovery, but not status and fault pin operations	Fault bit and FAULT pin: 1. POR or VDDIO/EN 2. Writing CLEAR_FAULTS bit or toggling NSS pin
Input undervoltage protection	VIN_UVLO	00 01 10 11	/EL[1:0] (V) OFF 3 5 8	VIN undervoltage monitored from soft start. Fault causes entry to FAULT_RECOVERY state. If device is restarted successfully with recovery timer, the fault register bit is not automatically cleared. FAULT pin is pulled low.	MASK_VIN_UVLO Masks fault recovery, status and fault pin operations	Fault bit and FAULT pin: 1.POR or VDDIO/EN 2. Writing CLEAR_FAULTS bit or toggling NSS pin
VDD undervoltage protection	VDD_UVLO		O_LEVEL old (V) 2.5	Device enters STANDBY state. Recovers when fault disappears. All registers are cleared or reloaded from EEPROM (if defined) with exception registers 0x00, 0x01, 0x040x0C. After recovery LP8860-Q1 provides the same brightness as before fault detection, if DISP_CL1_CURRENT[11:0] context stays same as LED_CURRENT_CTRL[11:0] EEPROM setting. If VDD voltage goes below POR level, registers 0x00, 0x01, 0x040x0C are cleared. This fault does not have any flags and doesn't generate FAULT. Voltage hysteresis is 50 mV (typical).		
Boost overcurrent protection	BOOST_OCP	V <sub>BOOST</sub> longer th (typical) below s Set value is volt- defined by logic adaptation in ad initial boost volta manual mode.	et value. age value during aptive mode or	Fault monitoring started from boost start. Fault causes entry to FAULT_RECOVERY state. If device is restarted successfully with recovery timer, the fault register bit is not automatically cleared. FAULT pin is pulled low.	MASK_BOOST_OCP_ FSM Masks fault recovery, but not status and fault pin operations	Fault bit and FAULT pin: 1. POR or VDDIO/EN 2. Writing CLEAR_FAULTS bit or toggling NSS pin
Boost overvoltage protection	BOOST_OVP	V <sub>BOOST</sub> voltage above set value Set value is volt defined by logic adaptation in ad initial boost volta manual mode.	age value during aptive mode or	Boost OVP fault monitored during normal operation FAULT pin is pulled low.	MASK_BOOST_OVP_ STATUS	Fault bit and FAULT pin: 1. POR or VDDIO/EN 2. Writing CLEAR_FAULTS bit or toggling NSS pin

<sup>(1)</sup> Recovery time is 100 ms.

<sup>(2)</sup> During fault recovery state the LED outputs and boost is shut down and power-line FET is turned off.
(3) If fault recovery is masked, fault bit sets again after cleaning.
(4) If fault is cleared during fault recovery state, FAULT pin is pulled low again after recovery state, if this fault still exists.
(5) The NSS pin can be used for fault reset only for I<sup>2</sup>C interface mode. NSS is level sensitive; be aware NSS is set to low after fault reset.



## Table 17. Overview of the Fault/Protection Schemes (continued)

FAULT/PROTECTION	FAULT NAME	THRES	SHOLD	ACTION <sup>(1)(2)</sup>	MASK <sup>(3)</sup>	FAULT CLEARING (4)(5)
		PL_SD_LE\	/EL[1:0] (A)	Fault is detected with 2 methods:		
		10	6	Detects overcurrent from soft start by measuring R <sub>ISENSE</sub> voltage.		
Input voltage overcurrent protection	PL_FET_FAULT	11	8	2. Detects FB voltage at the end of soft start. If voltage is below 1.2 V, fault is detected. Fault causes entry to FAULT_RECOVERY state. If device is restarted successfully with recovery timer, the fault register bit is not automatically cleared. FAULT pin is pulled low.		Fault bit and FAULT pin: 1. POR or VDDIO/EN 2. Writing CLEAR_FAULTS bit or toggling NSS pin
		DRV_LED_FAU	LT_THR[1:0] (V)	LED output in display mode: Triggered if one or		
		00	3.6	more outputs voltage is above		
		01	3.6	DRV_LED_FAULT_THR and at least one LED output voltage is between DRV_HEADR and		Fault bit and FAULT pin:
		10	6.9	DRV_HEADR + DRV_LED_COMP_HYST. Is	EN DISPLAY LED	1. POR or VDDIO/EN
		11	10.6	set only if LED faults are enabled in EEPROM.	FAULT for LEDs in display	2. Writing CLEAR_FAULTS bit or toggling NSS pin
Short LED fault	SHORT_LED	DRV_LED_CO (m		Shorted string is removed from voltage control	mode EN_CL_LED_FAULT for LEDs in cluster mode	When fault is cleared it can be set again only during next POR
		00	1000	outputs voltage above DRV_LED_FAULT_THR	LEDS III Cluster mode	or if there is another LED short fault in different output.
		01	750	fault is detected. Is pulled low only if LED faults are enabled in EEPROM. Shorted string PWM		rauit in different output.
	10	500	output is disabled.			
		11	250	FAULT pin is pulled low.		
		DRV_HEAD	PR[2:0] (mV)	LED output in display mode: Triggered if one or		
		111	V <sub>SAT</sub> +50	more outputs voltage is below DRV_HEADR, and boost adaptive control has reach the		Foult hit and FALII T nine
		110	V <sub>SAT</sub> +175	maximum voltage. Is set only if led faults		Fault bit and FAULT pin:  1. POR or VDDIO/EN
		101	V <sub>SAT</sub> +300	enabled in EEPROM. Open string is removed	EN_DISPLAY_LED FAULT	2. Writing CLEAR_FAULTS bit
Open LED fault	OPEN_LED	100	V <sub>SAT</sub> +450	from voltage control loop and PWM generation is disabled.	for LEDs in display mode	or toggling NSS pin When open fault is cleared it can
		011	V <sub>SAT</sub> +575	LED output in cluster mode: Triggered if one or	EN_CL_LED_FAULT for LEDs in cluster mode	set again only during next
		010	V <sub>SAT</sub> +700	more outputs voltage is below DRV_HEADR. Is set only if LED faults enabled in EEPROM.		power-up or if there is another LED open fault.
		001	V <sub>SAT</sub> +875	Open string PWM generation is disabled.		
		000	V <sub>SAT</sub> +1000	FAULT pin is pulled low.		
LED faults	LED_FAULT[4:1]			Defines which string has either open or short fault. Cleared only during power down.		POR or VDDIO/EN
Charge pump fault	CP_2X_ FAULT	V <sub>CPUMD</sub> < 0.8 (typ		Charge pump voltage not high enough condition. Fault causes entry to FAULT_RECOVERY state. CP voltage monitored from the boost soft start. If device is restarted successfully with recovery timer, the fault register bit is not automatically cleared. FAULT pin is pulled low.		Fault bit and FAULT pin: 1. POR or VDDIO/EN 2. Writing CLEAR_FAULTS bit or toggling NSS pin



## Table 17. Overview of the Fault/Protection Schemes (continued)

FAULT/PROTECTION	FAULT NAME	THRES	SHOLD	ACTION <sup>(1)(2)</sup>	MASK <sup>(3)</sup>	FAULT CLEARING (4)(5)
Thermal Current Limit (LED Outputs)	No faults	00 01 10 11	P_LIM[1:0] disabled 90°C 100°C 110°C	When die temperature increases temperature defined by INT_TEMP_LIM[1:0] the device automatically lowers the PWM duty for outputs 2.25%/°C (typical). For Hybrid PWM and Current dimming mode current is used for brightness reduction as well.		
Thermal LED Current Limit with external	EXT_TEMP_ FLAG_L	Setting  0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111	EVEL_LOW[3:0]  Level (kΩ)  79.67 43.35 29.77 22.67 18.30 15.34 13.21 11.60 10.34 9.32 8.49 7.79 7.20 6.69 6.25 5.87	Fault is monitored during normal operation. If EXT_TEMP_LEVEL_LOW[3:0] is exceeded, LED current is reduced. FAULT pin is pulled low when EXT_TEMP_FLAG_L goes high.	EXT_TEMP_COMP_EN=0 disables fault	Fault bit:  1. POR or VDDIO/EN  2. Writing CLEAR_FAULTS bit or toggling NSS pin when fault deasserted. Fault pin:  1. POR or VDDIO/EN  2. Writing CLEAR_FAULTS bit or toggling NSS pin
NTC sensor.	EXT_TEMP_ FLAG_H	Setting  0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111	VEL_HIGH[3:0]  Level (kΩ)  79.67 43.35 29.77 22.67 18.30 15.34 13.21 11.60 10.34 9.32 8.49 7.79 7.20 6.69 6.25 5.87	Fault is monitored during normal operation. If EXT_TEMP_LEVEL_HIGH[3:0] limit is exceeded, the LED outputs are turned off. FAULT pin is pulled low.	EXT_TEMP_COMP_EN=0 disables fault	Fault bit: 1. POR or VDDIO/EN 2. Writing CLEAR_FAULTS bit or toggling NSS pin when fault deasserted. Fault pin: 1. POR or VDDIO/EN 2. Writing CLEAR_FAULTS bit or toggling NSS pin



## Table 17. Overview of the Fault/Protection Schemes (continued)

FAULT/PROTECTION	FAULT NAME	THRESHOLD	ACTION <sup>(1)(2)</sup>	MASK <sup>(3)</sup>	FAULT CLEARING (4)(5)
NTC missing	TEMP_RES_ MISSING	Resistance > 2 M $\Omega$	NTC is missing. Fault is monitored during normal operation. Not connected to FAULT output pin. TEMP_RES_FAULT is monitored if EXT_TEMP_COMP_EN EEPROM bit has been enabled	EXT_TEMP_COMP_EN=0 disables fault	POR or VDDIO/EN     Writing CLEAR_FAULTS bit or toggling NSS pin
Thermal shutdown	TSD	Rising temperature =165°C Falling temperature = 135°C	Thermal shutdown is monitored from soft start. Fault causes entry to the FAULT_RECOVERY state. FAULT pin is pulled low.		Fault bit and FAULT pin: 1. POR or VDDIO/EN 2. Writing CLEAR_FAULTS bit or toggling NSS pin



Fault detection is digitally filtered — filtering time for different faults is shown in Table 18.

**Table 18. Fault Filters** 

FAULT/PROTECTON	FAULT NAME	TIME	ENABLED
Boost Overcurrent Protection	BOOST_OCP	110 ms	From boost start
Boost Overvoltage Protection	BOOST_OVP	100 μs	In normal mode
Input Overvoltage Protection	VIN_OVP	100 μs	From soft start
Input Undervoltage Protection	VIN_UVLO	100 µs	From soft start
Input Overcurrent Protection	PL_FET_FAULT	100 µs	From soft start
VDD Undervoltage Protection	VDD_UVLO	5 µs	Always
Thermal Shutdown	TSD	100 µs	From soft start
Charge Pump fault	CP_2X_FAULT	10 µs	From boost start
Thermal LED Current Limit with	EXT_TEMP_FLAG_H	10 µs	In normal mode
external NTC sensor.	EXT_TEMP_FLAG_L	10 µs	In normal mode
NTC missing	TEMP_RES_FAULT	100 µs	In normal mode




Figure 37. Input OVP Triggering and Recovery




Figure 38. Input UVLO Triggering and Recovery






Figure 39. Input OVP Triggering and Recovery




Figure 40. Boost OCP Triggering and Recovery




Figure 41. Boost OVP Triggering and Recovery

#### 8.4 Device Functional Modes

#### 8.4.1 Standby Mode

The device is in standby mode when the EN/VDDIO pin is low. Current consumption from the VDD pin in this mode is typically 1 µA.

#### 8.4.2 Active Mode

The EN/VDDIO pin enables the logic and analog blocks. The device goes through the start-up sequence where EEPROM context is loaded to the registers, the power-line FET is enabled during soft start, and boost starts during boost start-time. In this mode I<sup>2</sup>C and SPI communication are available after soft start, and register settings can be changed.

#### 8.4.3 Fault Recovery State

Fault recovery state is special state which can be caused by faults. In this state power line FET is switched off, boost and LED current sinks are disabled. I<sup>2</sup>C or SPI interfaces are available in this state — for example, fault flags can be read.




Figure 42. State Diagram

#### 8.4.4 Start-Up and Shutdown Sequences

Depending on EEPROM settings the LP8860-Q1 can be started up or shut down differently. Typical start-up/shutdown sequence is shown in Figure 43.



#### **Device Functional Modes (continued)**




Figure 43. Timing Diagram for the Typical Start-Up and Shutdown

### 8.5 Programming

#### 8.5.1 **EEPROM**

EEPROM memory stores various parameters for chip control. The 200-bit EEPROM memory is organized as 25  $\times$  8 bits. The EEPROM structure consists of a register front-end and the non-volatile memory (NVM). Register data can be read and written through the I<sup>2</sup>C/SPI serial interface. EEPROM must be burned with the new data; otherwise, data disappears after power-on reset or VDDIO/EN cycling. PWM outputs and PLL must be disabled when writing to EEPROM registers or burning EEPROM (<DISP\_CL1\_BRT[15:0]> = 0, <CL2\_BRT[12:0]> = 0, <CL3\_BRT[12:0]> = 0, <CL2\_BRT[12:0]> = 0, <CL2\_BRT[12:0]> = 0, <Characteristic formula voltages are generated internally; no other voltages other than the normal VDD voltage is required. A complete EEPROM memory map is shown in the Table 23.

The user must make sure that VDD power is on, and the VDDIO/EN pin is kept high, during the whole programming/burn sequence to avoid memory corruption.




Figure 44. EEPROM and Register Configuration



### **Programming (continued)**

EEPROM has protection against accidental writes. EEPROM access can be unlocked by writing a pass code to the EEPROM\_UNLOCK register. It unlocks the EEPROM Control register EEPROM\_CNTRL and all EEPROM registers. Lock is enabled again by writing any other code to the EEPROM\_UNLOCK register (for example, 0x00 enables the lock any time).

#### **Table 19. EEPROM Pass Code Protection**

PASS CODE TO EEPROM_UNLOCK REGISTER	
0x08, 0xBA, 0xEF	

EEPROM is used as fixed product-configuration storage, to be set or programmed during production before normal operation. EEPROM can be reprogrammed for evaluation purposes up to 1000 cycles. Data-retention lifetime for factory-programmed content is 10 years, minimum. For more details regarding EEPROM options, see TI Application Note *Selecting the Correct LP8860-Q1 EEPROM Version* (SNVA757).



#### 8.5.2 Serial Interface

The LP8860-Q1 supports 2 different interface modes:

- SPI interface (4-wire serial)
- I<sup>2</sup>C-compatible (2-wire serial)

The user can define the interface mode by IF pin as shown in Table 20. The LP8860-Q1 detects interface mode selection during start-up. When the device is in normal mode, the IF signal does not affect the interface selection.

**Table 20. Interface Modes** 

IF PIN	INTERFACE
GND	I <sup>2</sup> C
VDDIO	SPI

#### 8.5.2.1 SPI Interface

The LP8860-Q1 is compatible with SPI serial-bus specification, and it operates as a slave. The transmission consists of 16-bit write and read cycles. One cycle consists of 7 address bits, 1 read/write (R/W) bit, and 8 data bits. The R/W bit high state defines a write cycle and low defines a read cycle. MISO output is normally in a high-impedance state. When the slave select NSS for LP8680 is active (that is, low), MISO output is pulled low for both read and write operations, except for the period when Data is sent out during a read cycle. The Address and Data are transmitted MSB first. The Slave Select signal NSS must be low during the Cycle transmission. NSS resets the interface when high, and it has to be taken high between successive cycles. Data is clocked in on the rising edge of the SCLK clock signal, while data is clocked out on the falling edge of SCLK.




Figure 46. SPI Read Cycle

### 8.5.2.2 PC Serial Bus Interface

#### 8.5.2.2.1 Interface Bus Overview

The I<sup>2</sup>C-compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol is using a two-wire interface for bi-directional communications between the devices connected to the bus. The two interface lines are the Serial Data Line (SDA), and the Serial Clock Line (SCL). These lines must be connected to a positive supply through a pullup resistor and remain HIGH even when the bus is idle.

Every device on the bus is assigned a unique address and acts as either a Master or a Slave depending on whether it generates or receives the SCL. The LP8860-Q1 is always a slave device.

#### 8.5.2.2.2 Data Transactions

One data bit is transferred during each clock pulse. Data is sampled during the high state of the SCL. Consequently, throughout the clock high period, the data must remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data must be sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.




Figure 47. Bit Transfer

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow. The following sections provide further details of this process.




Figure 48. Start and Stop

The Master device on the bus always generates the Start and Stop Conditions (control codes). After a Start Condition is generated, the bus is considered busy and it retains this status until a certain time after a Stop Condition is generated. A high-to-low transition of the data line (SDA) while the clock (SCL) is high indicates a Start Condition. A low-to-high transition of the SDA line while the SCL is high indicates a Stop Condition.




Figure 49. Stop and Start Conditions

In addition to the first Start Condition, a repeated Start Condition can be generated in the middle of a transaction. This allows another device to be accessed, or a register read cycle.

#### 8.5.2.2.3 Acknowledge Cycle

The Acknowledge Cycle consists of two signals: the acknowledge clock pulse the master sends with each byte transferred, and the acknowledge signal sent by the receiving device.



The master generates the acknowledge clock pulse on the ninth clock pulse of the byte transfer. The transmitter releases the SDA line (permits it to go high) to allow the receiver to send the acknowledge signal. The receiver must pull down the SDA line during the acknowledge clock pulse and ensure that SDA remains low during the high period of the clock pulse, thus signaling the correct reception of the last data byte and its readiness to receive the next byte.

#### 8.5.2.2.4 Acknowledge After Every Byte Rule

The master generates an acknowledge clock pulse after each byte transfer. The receiver sends an acknowledge signal after every byte received.

There is one exception to the *acknowledge after every byte* rule. When the master is the receiver, it must indicate to the transmitter an end of data by not-acknowledging (*negative acknowledge*") the last byte clocked out of the slave. This *negative acknowledge* still includes the acknowledge clock pulse (generated by the master), but the SDA line is not pulled down.

#### 8.5.2.2.5 Addressing Transfer Formats

Each device on the bus has a unique slave address. The LP8860-Q1 operates as a slave device with 7-bit address combined with data direction bit. Default slave address is 2Dh as 7-bit or 5Ah for write and 5Bh for read in 8-bit format.

Before any data is transmitted, the master transmits the address of the slave being addressed. The slave device sends an acknowledge signal on the SDA line, once it recognizes its address. The slave address is the first seven bits after a Start Condition. The direction of the data transfer (R/W) depends on the bit sent after the slave address — the eighth bit. When the slave address is sent, each device in the system compares this slave address with its own. If there is a match, the device considers itself addressed and sends an acknowledge signal. Depending upon the state of the R/W bit (1:read, 0:write), the device acts as a transmitter or a receiver.



Figure 50. Address and Read/Write Bit

#### 8.5.2.2.6 Control Register Write Cycle

- 1. Master device generates start condition.
- 2. Master device sends slave address (7 bits) and the data direction bit (r/w = "0").
- 3. Slave device sends acknowledge signal if the slave address is correct.
- 4. Master sends control register address (8 bits).
- Slave sends acknowledge signal.
- 6. Master sends data byte to be written to the address register.
- 7. Slave sends acknowledgement.
- 8. Write cycle ends when the master creates stop condition.

#### 8.5.2.2.7 Control Register Read Cycle

- 1. Master device generates start condition.
- 2. Master device sends slave address (7 bits) and the data direction bit (r/w = "0").
- Slave device sends acknowledge signal if the slave address is correct.
- 4. Master sends control register address (8 bits).
- 5. Slave sends acknowledge signal if slave address is correct.
- 6. Master generates repeated start condition
- 7. Master sends the slave address (7 bits) and the data direction bit (r/w = "1")
- 8. Slave sends acknowledgment if the slave address is correct.
- 9. Read cycle ends when master does not generate acknowledge signal after data byte and generates stop condition.



Table 21. Data Read and Write Cycles

MODE	ACTION <sup>(1)</sup>
Data Read	<start condition=""></start>
	<slave address=""><r w="0">[Ack]</r></slave>
	<register addr.="">[Ack]</register>
	<repeated condition="" start=""></repeated>
	<slave address=""><r w="1">[Ack]</r></slave>
	[Register Data] <ack nack="" or=""></ack>
	register address possible
	<stop condition=""></stop>
Data Write	<start condition=""></start>
	<slave address=""><r w="0">[Ack]</r></slave>
	<register addr.="">[Ack]</register>
	<register data="">[Ack]</register>
	register address possible
	<stop condition=""></stop>

(1) <> Data from master; [] Data from slave




Figure 51. Register Write Format




Figure 52. Register Read Format



## 8.6 Register Maps

## Table 22. Register Map

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	
0x00	DISP_CL1_BRT				DISP_	CL1_BRT[15:8]				
0x01					DISP	_CL1_BRT[7:0]				
0x02	DISP_CL1_CURRENT		RESER	VED		DISP_CL1_CURRENT[11:8]				
0x03			DISP_CL1_CURRENT[7:0]							
0x04	CL2_BRT		RESERVED				CL2_BRT[12:8]			
0x05					Cl	.2_BRT[7:0]				
0x06	CL2_CURRENT				CL2_	CURRENT[7:0]				
0x07	CL3_BRT		RESERVED				CL3_BRT[12:8]			
0x08					Cl	.3_BRT[7:0]				
0x09	CL3_CURRENT				CL3_	CURRENT[7:0]				
0x0A	CL4_BRT		RESERVED				CL4_BRT[12:8]			
0x0B					Cl	CL4_BRT[7:0]				
0x0C	CL4_CURRENT				CL4_	CL4_CURRENT[7:0]				
0x0D	CONFIGURATION	RESERVED	DRV_I	_ED_CURENT_SCA	LE[2:0]	EN_ADVANCED_ SLOPE	PWM_SLOPE[2:0]			
0x0E	STATUS		RESER	VED		BRT_SLOPE_ DONE	TEMP_RES_ MISSING	EXT_TEMP_ FLAG_L	EXT_TEMP_ FLAG_H	
0x0F	FAULT	RESERVED	VIN_OVP	VIN_UVLO	TSD	BOOST_OCP	BOOST_OVP	PL_FET_ FAULT	CP_2X_ FAULT	
0x10	LED FAULT	RESER	VED	OPEN_LED	SHORT_LED	LED_FAULT[4:1]				
0x11	FAULT CLEAR				RESERVED				CLEAR_FAULTS	
0x12	ID		FULL_LAYER_	REVISION			METAL_F	REVISION		
0x13	TEMP MSB			RESERVED				TEMP[10:8]		
0x14	TEMP LSB				-	ΓΕΜΡ[7:0]	•			
0x15	DISP LED CURRENT		RESER	VED		LED_CURRENT[11:8]				
0x16		LED_CURRENT[7:0]								
0x17	DISP LED PWM	PWM[15:8]								
0x18			PWM[7:0]							
0x19	EEPROM_CNTRL	EE_READY			RESERVED			EE_PROG	EE_READ	
0x1A	EEPROM_UNLOCK				EEPROM_I	JNLOCK_CODE[7:0]				



# Table 23. EEPROM Register Map<sup>(1)</sup>

ADDR	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0
0x60	EEPROM REG 0	EXT_TEMP_	MINUS[1:0]	DRV_LED_BI	AS_CTRL[1:0]		LED_CURREN	NT_CTRL[11:8]	
0x61	EEPROM REG 1			1	LED_CURREN	IT_CTRL[7:0]			
0x62	EEPROM REG 2	RESERVED	EN_STEADY_ DITHER	PWM_INPUT_H	YSTERESIS[1:0]	EN_ADVANCED_ SLOPE	PWM_SLOPE[2		1
0x63	EEPROM REG 3	EN_DISPAY_LED_ FAULT	DRV_LEI	D_CURRENT_SCA	ALE[2:0]	LED_STRING_CONF[2:0]			EN-PWM_I
0x64	EEPROM REG 4	EN_CL_LED_ FAULT	DRV_LED_COM	MP_HYST[1:0]	DRV_LED_F	AULT_THR[1:0]	AULT_THR[1:0] DRV_HEADR[2		
0x65	EEPROM REG 5		I_SLOPE[2:0]		PWM_RES	OLUTION[1:0]		DITHER[2:0]	
0x66	EEPROM REG 6	RESERVED		GAIN_CTRL[2:0]		DRV_EN_EXT_ LED_CUR_CTR	DRV_EN_SPLI T_FET	BRT_M	ODE[1:0]
0x67	EEPROM REG 7		DRV_OUT2_C	ORR[3:0]			DRV_OUT1	_CORR[3:0]	
0x68	EEPROM REG 8		DRV_OUT4_C	ORR[3:0]			DRV_OUT3	_CORR[3:0]	
0x69	EEPROM REG 9		EXT_TEMP_0	SAIN[3:0]			BL_COMP_FIL	TER_SEL[3:0]	
0x6A	EEPROM REG 10	EXT_TEMP_I_ DIMMING_EN	NMOS_PLFET_ EN	SOFT_STAI	RT_SEL[1:0]	PL_SD_LE	EVEL[1:0]	PL_SD_SIN	K_LEVEL[1:0]
0x6B	EEPROM REG 11				SLOW_PLL	_DIV[12:5]			
0x6C	EEPROM REG 12	EN_SYNC	PWM_SYNC	PWM_ COUNTER_ RESET		SLOW_PLL_DIV[4:0]			
0x6D	EEPROM REG 13	R_SEL	L[1:0]	SEL_DIVIDER	EN_PLL	SYNC_PRE_DIVIDER[3:0]			
0x6E	EEPROM REG 14		RESERVED		SYNC_TYPE PWM_FREQ[3:0]				
0x6F	EEPROM REG 15	MASK_BOOST_ OVP_FSM	MASK_BOOST_ OCP_FSM	MASK_OVP_ FSM	MASK_VIN_ UVLO	UVLO_LEVEL[1:0]		OVP_LEVEL[1:0]	
0x70	EEPROM REG 16	RESEF	RVED	BOOST_EN_ IRAMP _SU_ DELAY	BOOST_EXT_ CLK_SEL	BOOST_IMAX_SEL[2		:0]	BOOST_GD_ VOLT
0x71	EEPROM REG 17	BOOST_EN_ SPREAD_ SPECTRUM	BOOST_SE	L_IND[1:0]	BOOST_SE	L_IRAMP[1:0]	ВС	OOST_FREQ_SEL	[2:0]
0x72	EEPROM REG 18	BOOST_DRIVI	ER_SIZE[1:0]	EN_ADAP	EN_JUMP	BRIGHTNESS_JUMP_THRES[1:0]		JUMP_STE	EP_SIZE[1:0]
0x73	EEPROM REG 19	RESEF	RVED			BOOST_INITIAL	_VOLTAGE[5:0]		
0x74	EEPROM REG 20	BOOST_SE	L_LLC[1:0]		TER_FILTER[1:0]	BOOST_S	EL_I[1:0]	BOOST_	SEL_P[1:0]
0x75	EEPROM REG 21	BOOST_OFFT	IME_SEL[1:0]	BOOST_BLANK	CTIME_SEL[1:0]	RESERVED	BOOS	ST_VO_SLOPE_C	FRL[2:0]
0x76	EEPROM REG 22	VDD_UVLO_LEVE		RESERVED		CP_2X_CLK[1:0]		CP_2X_EN	SQW_PULSE_ GEN_EN
0x77	EEPROM REG 23		EXT_TEMP_LEVE	EL_HIGH[3:0]		EXT_TEMP_LEVEL_LOW[3:0]			
0x78	EEPROM REG 24	INT_TEMP	_LIM[1:0]		EX	T_TEMP_PERIOD[4:0]			EXT_TEMP_ COMP_EN

<sup>(1)</sup> Unused bits data must not be changed.



#### 8.6.1 Register Bit Explanations

#### 8.6.1.1 Display/Cluster1 Brightness Control MSB

Address 0x00

Reset value 0000 0000b

DISP_CL1_BRT	DISP_CL1_BRT MSB									
7	6	5	4	3	2	1	0			
	DISP_CL1_BRT[15:8]									

Name	Bit	Access	Description
DISP_CL1_BRT[15:8]	7:0	R/W	Backlight brightness control MSB

#### 8.6.1.2 Display/Cluster1 Brightness Control LSB

Address 0x01

Reset value 0000 0000b

DISP_CL1_BRT	DISP_CL1_BRT LSB									
7	6	5	4	3	2	1	0			
	DISP_CL1_BRT[7:0]									

Name	Bit	Access	Description
DISP_CL1_BRT LSB	7:0	R/W	Backlight brightness control LSB

The DISP\_CL1\_BRT MSB register must be written first. New value is valid after writing DISP\_CL1\_BRT LSB. If output 1 is used in display mode, the Brightness/Cluster Output 1 Brightness Control register is used for all outputs in display mode (16-bits register). Otherwise it is the Brightness Control register for cluster output 1. For cluster bit control is 13 bit, most significant bit are used.

### 8.6.1.3 Display/Cluster1 Output Current MSB

Address 0x02

Reset value loaded during start-up from EEPROM REG0

DISP_CL1_CUR	DISP_CL1_CURRENT MSB									
7	6	5	4	3	2	1	0			
	RESE	RVED		DISP_CL1_CURRENT[11:8]						

Name	Bit	Access	Description
DISP_CL1_CURRENT[11:8]	3:0	R/W	Display/Cluster current control MSB



#### 8.6.1.4 Display/Cluster1 Output Current LSB

Address 0x03

Reset value loaded during start-up from EEPROM REG1

DISP_CL1_CUR	DISP_CL1_CURRENT LSB									
7	7 6 5 4 3 2 1 0									
	DISP_CL1_CURRENT[7:0]									

Name	Bit	Access	Description
DISP_CL1_CURRENT[7:0]	7:0	R/W	Display/Cluster current control LSB

The DISP\_CL1\_CURRENT MSB register must be written first. New value is valid after writing DISP\_CL1\_CURRENT LSB. If one of few outputs is used in display mode, the DISP\_CL1\_CURRENT register is used for all outputs in display mode (12-bit), otherwise it is Cluster1 Output Current register.

Maximum current is defined by DRV\_LED\_CURRENT\_SCALE[2:0] bits.

### 8.6.1.5 Cluster2 Brightness Control MSB

Address 0x04

Reset value 0000 0000b

CL2_BRT MSB							
7	6	5	4	3	2	1	0
	RESERVED				CL2_BRT[12:8]		

Name	Bit	Access	Description
CL2_BRT[12:8]	4:0	R/W	Cluster output 2 brightness control MSB

#### 8.6.1.6 Cluster2 Brightness Control LSB

Address 0x05

Reset value 0000 0000b

CL2_BRT LSB							
7	6	5	4	3	2	1	0
			CL2_B	RT[7:0]			

Name	Bit	Access	Description
CL2_BRT[7:0]	7:0	R/W	Cluster output 2 brightness control LSB

The CL2\_BRT MSB register must be written first. New value is valid after writing CL2\_BRT LSB.



### 8.6.1.7 Cluster2 Output Current

Address 0x06

Reset value 0000 0000b

CL2_CURRENT		L2_CURRENT								
7	6	5	4	3	2	1	0			
			CL2_CUR	RENT[7:0]						

Name	Bit	Access	Description
CL2_CURRENT[7:0]	7:0	R/W	Cluster output 2 current control

Maximum current is defined by DRV\_LED\_CURRENT\_SCALE[2:0] bits.

### 8.6.1.8 Cluster3 Brightness Control MSB

Address 0x07

Reset value 0000 0000b

CL3_BRT MSB							
7	6	5	4	3	2	1	0
RESERVED					CL3_BRT[12:8]		

Name	Bit	Access	Description
CL3_BRT[12:8]	4:0	R/W	Cluster output 3 brightness control MSB

### 8.6.1.9 Cluster3 Brightness Control LSB

Address 0x08

Reset value 0000 0000b

CL3_BRT LSB							
7	6	5	4	3	2	1	0
			CL3_B	RT[7:0]			

Name	Bit	Access	Description
CL3_BRT[7:0]	7:0	R/W	Cluster output 3 brightness control LSB

The CL3\_BRT MSB register must be written first. New value is valid after writing CL3\_BRT LSB.



## 8.6.1.10 Cluster3 Output Current

Address 0x09

Reset value 0000 0000b

CL3_CURRENT	CL3_CURRENT								
7	6	5	4	3	2	1	0		
			CL3_CUR	RENT[7:0]					

Name	Bit	Access	Description
CL3_CURRENT[7:0]	7:0	R/W	Cluster output 3 current control

Maximum current is defined by DRV\_LED\_CURRENT\_SCALE[2:0] bits.

### 8.6.1.11 Cluster4 Brightness Control MSB

Address 0x0A

Reset value 0000 0000b

CL4_BRT MSB							
7	6	5	4	3	2	1	0
	RESERVED				CL4_BRT[12:8]		

Name	Bit	Access	Description	
CL4_BRT[12:8]	4:0	R/W	Cluster output 4 brightness control MSB	

### 8.6.1.12 Cluster4 Brightness Control LSB

Address 0x0B

Reset value 0000 0000b

CL4_BRT LSB							
7	6	5	4	3	2	1	0
CL4_BRT[7:0]							

Name	Bit	Access	Description
CL4_BRT[7:0]	7:0	R/W	Cluster output 4 brightness control LSB

The CL4\_BRT MSB register must be written first. New value is valid after writing CL4\_BRT LSB.



### 8.6.1.13 Cluster4 Output Current

Address 0x0C

Reset value 0000 0000b

CL4_CURRENT								
7	6	5	4	3	2	1	0	
CL4_CURRENT[7:0]								

Name	Bit	Access	Description
CL4_CURRENT[7:0]	7:0	R/W	Cluster output 4 current control

Maximum current is defined by DRV\_LED\_CURRENT\_SCALE[2:0] bits.

### 8.6.1.14 Configuration

Address 0x0D

Reset value loaded during start-up from EEPROM

CONFIGURATION								
7	6	5	4	3	2	1	0	
RESERVED	DRV_LE	D_CURRENT_	_SCALE[2:0]	EN_ADVANCED _SLOPE		PWM_SLOPE[2:	0]	

Name	Bit	Access	Description
DRV_LED_CURRENT_SCALE[2:0]	6:4	R/W	Scales the maximum LED current when EN_EXT_LED_CUR_CTRL = 0 Effective for display and cluster mode.  000 = 25 mA 001 = 30 mA 010 = 50 mA 011 = 60 mA 100 = 80 mA 101 = 100 mA 110 = 120 mA 111 = 150 mA
EN_ADVANCED_SLOPE	3	R/W	Enable for advanced slope (smooth brightness change)  0 = Linear slope used only  1 = Advanced slope used
PWM_SLOPE[2:0]	2:0	R/W	Linear brightness sloping time (typical) 000 = 0 ms 001 = 1 ms 010 = 2 ms 011 = 52 ms 100 = 105 ms 101 = 210 ms 110 = 315 ms 111 = 511 ms



### 8.6.1.15 Status

Address 0x0E

Reset value 0000 0000b

STA	TUS					
7	6	5 4	3	2	1	0
	RESERVED BRT_SLOPE_DONE		TEMP_RES_MISSING	EXT_TEMP_FLAG_L	EXT_TEMP_FLAG_H	

Name	Bit	Access	Description
BRT_SLOPE_DONE	3	R	Status bit for the brightness sloping 0 = Sloping ongoing 1 = Sloping done
TEMP_RES_MISSING	2	R	NTC sensor missing flag 0 = sensor OK 1 = NTC sensor missing
EXT_TEMP_FLAG_L	1	R	External temperature sensor low limit exceeded flag 0 = limit not detected 1 = low temperature limit detected
EXT_TEMP_FLAG_H	0	R	External temperature sensor high limit exceeded flaf 0 = limit not detected 1 = high temperature limit detected

### 8.6.1.16 Fault

Address 0x0F

Reset value 0000 0000b

STATUS								
7	6	5	4	3	2	1	0	
RESERVED	VIN_OVP	VIN_UVLO	TSD	BOOST_OCP	BOOST_OVP	PL_FET_FAULT	CP_2X_FAULT	

Name	Bit	Access	Description
VIN_OVP	6	R	VIN overvoltage protection flag 0 = No fault 1 = Fault detected
VIN_UVLO	5	R	VIN undervoltage lockout flag 0 = No fault 1 = Fault detected
TSD	4	R	Thermal shutdown 0 = No flag 1 = Fault detected
BOOST_OCP	3	R	Boost overcurrent protection flag 0 = No flag 1 = Fault detected
BOOST_OVP	2	R	Boost output overvoltage protection flag 0 = No flag 1 = Fault detected
PL_FET_FAULT	1	R	VIN overcurrent protection flag 0 = No fault 1 = Fault detected
CP_2X_FAULT	0	R	Charge pump output voltage too low 0 = No fault 1 = Fault detected



### 8.6.1.17 LED Fault

Address 0x10

Reset value 0000 0000b

LED FAULT							
7	6	5	4	3	2	1	0
RESERVED		OPEN_LED	SHORT_LED		LED_FA	ULT[4:1]	

Name	Bit	Access	Description
OPEN_LED	5	R	Open LED fault. 0 = No fault 1 = Fault detected
SHORT_LED	4	R	Short LED fault. 0 = No fault 1 = Fault detected
LED_FAULT[4:1]	3:0	R	Defines which string has either open or short fault.  0001 = LED OUT1  0010 = LED OUT2  0100 = LED OUT3  1000 = LED OUT4

### 8.6.1.18 Fault Clear

Address 0x11

Reset value 0000 0000b

FAULT CLEAR							
7	6	5	4	3	2	1	0
	RESERVED						CLEAR_FAULTS

Name	Bit	Access	Description
CLEAR_FAULTS	0	W	Write only bit, writing CLEAR_FAULTS high clears faults.

### 8.6.1.19 Identification

ID							
7	6	5	4	3	2	1	0
	FULL_LAYER_	REVISION[3:0]	•		METAL REV	ISIONS[3:0]	

Name	Bit	Access	Description
FULL_LAYER_REVISION	7:4	R	Manufacturer ID code – full layer revision
METAL REVISIONS	3:0	R	Manufacturer ID code – metal mask revision



### 8.6.1.20 Temp MSB

Address 0x13

TEMP MSB							
7	6	5	4	3	2	1	0
		RESERVED		TEMP[10:8]			

Name	Bit	Access	Description
TEMP[10:8]	2:0	R	Device internal temperature sensor reading, first 3 MSB. MSB must be read before LSB, because reading of MSB register latches the data.

## 8.6.1.21 Temp LSB

Address 0x14

TEMP LSB							
7	6	5	4	3	2	1	0
			TEMI	P[7:0]			

Name	Bit	Access	Description
TEMP[7:0]	7:0		Device internal temperature sensor reading, last 8 LSB. MSB must be read before LSB, because reading of MSB register latches the data.

## 8.6.1.22 Display LED Current MSB

Address 0x15

DISP LED CURF	RENT MSB						
7	6	5	4	3	2	1	0
	RESE	RVED			LED_CURI	RENT[11:8]	

Name	Bit	Access	Description
LED_CURRENT[11:8]	3:0	R	Display LED current value reading, first 3 MSB. DISP LED CURRENT MSB must be read before DISP LED CURRENT LSB, DISP LED PWM MSB, and DISP LED PWM LSB because reading of the MSB register latches the data for current and PWM.

### 8.6.1.23 Display LED Current LSB

DISP LED CURF	DISP LED CURRENT LSB								
7	6	5	4	3	2	1	0		
	LED_CURRENT[7:0]								

Name	Bit	Access	Description
LED_CURRENT[7:0]	7:0	R	Display LED current value reading, last 8 LSB.  Note: DISP LED CURRENT MSB latches the data for current and PWM.



### 8.6.1.24 Display LED PWM MSB

Address 0x17

Reset value 0000 0000b

DISP LED PWM MSB								
7	6	5	4	3	2	1	0	
	PWM[15:8]							

Name	Bit	Access	Description
PWM[7:0]	7:0	R	Display LED current value reading, first 8 MSB.  Note: DISP LED CURRENT MSB latches the data for current and PWM.

### 8.6.1.25 Display LED PWM LSB

Address 0x18

Reset value 0000 0000b

DISP LED PWM	LSB								
7	6	5	4	3	2	1	0		
	PWM[7:0]								

Name	Bit	Access	Description
PWM[7:0]	7:0	R	Display LED PWM reading, last 8 LSB.  Note: DISP LED CURRENT MSB latches the data for current and PWM.

#### 8.6.1.26 EEPROM Control

Address 0x19

Reset value 1000 0000b

EEPROM CTRL							
7	6	5	4	3	2	1	0
EE_READY			EE_PROG	EE_READ			

Name	Bit	Access	Description
EE_READY	7	R	EEPROM ready 0 = EEPROM programming or read in progress 1 = EEPROM ready, not busy
EE_PROG	1	R/W	EEPROM programming 0 = Normal operation 1 = Start the EEPROM programming sequence. Programs data currently in the EEPROM registers to non-volatile memory (NVM).
EE_READ	0	R/W	EEPROM read 0 = Normal operation 1 = Reads the data from NVM to the EEPROM registers. Can be used to restore default values if EEPROM registers are changed during testing.

Programming sequence (program data permanently from registers to NVM):

- 1. Turn on the chip by setting VDDIO/EN pin high.
- 2. Unlock EEPROM by writing the unlock codes to register 0x1A.
  - Write 0x08 to address 0x1A
  - Write 0xBA to address 0x1A
  - Write 0xEF to address 0x1A
- 3. Write data to EEPROM registers (address 0x60...0x78).
- 4. Write EE\_PROG to high in address 0x19. (0x02 to address 0x19).



- 5. Wait 200 ms.
- 6. Write EE\_PROG to low in address 0x19. (0x00 to address 0x19).

Read sequence (load data from NVM to registers):

- 1. Turn on the chip by writing setting VDDIO/EN pin high.
- 2. Unlock EEPROM by writing the unlock codes to register 0x1A.
  - Write 0x08 to address 0x1A
  - Write 0xBA to address 0x1A
  - Write 0xEF to address 0x1A
- 3. Write EE\_READ to high in address 0x19. (0x01 to address 0x19).
- 4. Wait 1 ms.
- 5. Write EE\_READ to low in address 0x19. (0x00 to address 0x19).

#### NOTE

EEPROM bits are intended to be set/programmed before normal operation only once during silicon production, but can be reprogrammed for evaluation purposes up to 1000 cycles.

#### 8.6.1.27 EEPROM Unlock Code

Address 0x1A

Reset value 0000 0000b

<b>EEPROM UNLO</b>	EEPROM UNLOCK								
7	6	5	4	3	2	1	0		
EEPROM UNLOCK_CODE[7:0]									

Name	Bit	Access	Description
EEPROM_UNLOCK_CODE[7:0]	7:0	W	Unlock EEPROM control register (0x19) and EEPROM registers. Writing 0x08, 0xBA, 0xEF sequence unlocks EEPROM registers. Lock is enabled again by writing any other code to the register.



## 8.6.2 EEPROM Bit Explanations

## 8.6.2.1 EEPROM Register 0

Address 0x60

<b>EEPROM REGIS</b>	EEPROM REGISTER 0									
7	6	5	4	3	2	1	0			
EXT_TEMP	EXT_TEMP_MINUS[1:0] DRV_LED_BIAS_CTRL[1:0]				LED_CURREN	NT_CTRL[11:8]				

Name	Bit	Access	Description
EXT_TEMP_MINUS[1:0]	7:6	R/W	External temperature sensor current dimming knee point, see <i>LED Current Dimming With Internal Temperature Sensor</i> for details. $00=1~\mu\text{A}$ $01=5~\mu\text{A}$ $10=9~\mu\text{A}$ $11=13~\mu\text{A}$
DRV_LED_BIAS_CTRL[1:0]	5:4	R/W	Controls the LED current sink bias current. Effects LED current sink rise time and current consumption. 150-mA LED current is suggested. 00 = slowest LED current sink setting and low lq (typical 800-ns rise time / 200 $\mu$ A per sink) 01 = slow (typical 400-ns rise time / 400 $\mu$ A per sink) 10 = fast (typical 200-ns rise time / 800 $\mu$ A per sink) 11 = fastest LED current sink and higher current consumption (typical100-ns rise time / 1.6 mA per sink)
LED_CURRENT_CTRL[11:8]	3:0	R/W	MSB bits for 12-bit LED current control. Step size is 150 mA / 4095 = 36.63 $\mu$ A (typical) when max current is set to 150 mA. Max current can be scaled with R <sub>ISET</sub> resistor or with DRV_LED_CURRENT_SCALE EEPROM bits. 000h = 0 mA 001h = 0.037 mA 002h = 0.073 mA 003h = 0.110 mA FFEh = 149.963 mA FFFh = 150.000 mA

### 8.6.2.2 EEPROM Register 1

EEPROM REGIS	EEPROM REGISTER 1								
7	6	5	4	3	2	1	0		
LED_CURRENT_CTRL[7:0]									

Name	Bit	Access	Description
LED_CURRENT_CTRL[7:0]	7:0	R/W	LSB bits for 12-bit LED current control. Step size is 150 mA / 4095 = 36.63 $\mu$ A when max current is set to 150 mA. Max current can be scaled with R <sub>ISET</sub> resistor or with DRV_LED_CURRENT_SCALE EEPROM bits. 000h = 0 mA 001h = 0.037 mA 002h = 0.073 mA 003h = 0.110 mA FFEh = 149.963 mA FFFh = 150.000 mA



## 8.6.2.3 EEPROM Register 2

EEPROM REGISTER 2									
7	6	5	4	3	2	1	0		
RESERVED	EN_STEADY_DITHER	PWM_INPUT_HYSTERESIS[1:0] EN_ADVANCED_SLOPE PWM_SLOPE[2:0]					[2:0]		

Name	Bit	Access	Description
EN_STEADY_DITHER	6	R/W	Enable dithering in steady state condition  0 = Disabled, dithering used in sloping (brightness changes) only  1 = Enabled, dithering used in sloping as well as steady-state condition. Dithering defined with DITHER[2:0] bits.
PWM_INPUT_HYSTERESIS[1:0]	5:4	R/W	PWM input hysteresis function. Defines how small changes in the PWM input are ignored. Hysteresis used to remove constant switching between two values.  00 = ±1-step hysteresis with 16-bit resolution 01 = ±8-step hysteresis with 16-bit resolution 10 = ±16-step hysteresis with 16-bit resolution 11 = ±256-step hysteresis with 16-bit resolution
EN_ADVANCED_SLOPE	3	R/W	Advanced smooth slope for brightness changes 0 = Advanced slope is disabled 1 = Use advanced slope for brightness change to make brightness changes smooth for eye
PWM_SLOPE[2:0]	2:0	R/W	Linear brightness sloping time (typical)  000 = Slope function disabled, immediate brightness change  001 = 1 ms  010 = 2 ms  011 = 52 ms  100 = 105 ms  101 = 210 ms  110 = 315 ms  111 = 511 ms



## 8.6.2.4 EEPROM Register 3

EEPROM REGISTER 3								
7	6	5	4	3	2	1	0	
EN_DISPLAY_LED_FAULT	DRV_LED_CURRENT_SCALE[2:0]			LED_S	TRING_CONF[2:	0]	EN_PWM_I	

Name	Bit	Access	Description	
EN_DISPLAY_LED_FAULT	7	R/W	0 = LED open/short faults disabled 1 = LED open/short faults enabled	
DRV_LED_CURRENT_SCALE[2:0]	6:4	R/W	Effective for both modes – display and cluster.  000 = 25 mA  001 = 30 mA  010 = 50 mA  011 = 60 mA  100 = 80 mA  101 = 100 mA  110 = 120 mA  111 = 150 mA	
LED_STRING_CONF[2:0]	3:1	R/W	LED current sink configuration 000 = 4 separate LED strings with 90° phase shift 001 = 3 separate LED strings with 120° phase shift (String 4 in cluster mode or not used) 010 = 2 separate LED strings with 180° phase shift (Strings 3 and 4 in cluster mode or not used) 011 = 1 LED string. (Strings 2,3 and 4 in cluster mode or not used) 100 = 2 LED strings (1+2, 3+4) with 180° phase shift. Tied strings with same phase. 101 = 1 LED string (1+2+3+4). Tied strings with same phase 110 = 1 LED string (1+2). 1st and 2nd strings tied with same phase, strings 3 and 4 are in cluster mode or not used 111 = All strings are used in cluster mode	
EN_PWM_I	0	R/W	Enable Hybrid PWM and Current dimming mode 0 = Disabled, dimming only with PWM 1 = Enabled	



## 8.6.2.5 EEPROM Register 4

EEPROM REGISTER 4									
7	6	5	4	3	2	1	0		
EN_CL_LED_FAULT	DRV_LED_COMP_HYST[1:0]		DRV_LED_FA	ULT_THR[1:0]	DR	V_HEADER[2	:0]		

Name	Bit	Access	Description
EN_CL_LED_FAULT	7	R/W	Enable open/short LED fault for cluster strings 0 = LED fault in cluster mode disabled 1 = LED fault in cluster mode enabled
DRV_LED_COMP_HYST[1:0]	6:5	R/W	LED comparator hysteresis – difference between mid and low comparator, used for boost adaptive voltage control (boost high level)  00 = 1000 mV  01 = 750 mV  10 = 500 mV  11 = 250 mV
DRV_LED_FAULT_THR[1:0]	4:3	R/W	LED Fault thresholds, used for short LED detection. $00 = 3.6 \text{ V}$ $01 = 3.6 \text{ V}$ $10 = 6.9 \text{ V}$ $11 = 10.6 \text{ V}$
DRV_HEADER[2:0]	2:0	R/W	LED current sink headroom control, used for boost adaptive voltage control (boost low level) and open LED detection. $V_{SAT} \text{ is the saturation voltage of the sink, typically 500 mV with 150-mA current.}$ $111 = V_{SAT} + 50 \text{ mV}$ $110 = V_{SAT} + 175 \text{ mV}$ $101 = V_{SAT} + 300 \text{ mV}$ $100 = V_{SAT} + 350 \text{ mV}$ $011 = V_{SAT} + 450 \text{ mV}$ $011 = V_{SAT} + 770 \text{ mV}$ $010 = V_{SAT} + 700 \text{ mV}$ $001 = V_{SAT} + 875 \text{ mV}$ $000 = V_{SAT} + 1000 \text{ mV}$



## 8.6.2.6 EEPROM Register 5

EEPROM REGISTER 5								
7	6	5	4	3	2	1	0	
I_SLOPE[2:0]		PWM_RESOLU	TION[1:0]	DITHER[2:0]				

Name	Bit	Access	Description
I_SLOPE[2:0]	7:5	R/W	Slope gain adjusts the current slope for Hybrid PWM and Current dimming mode 000 = 1.000 001 = 1.023 010 = 1.047 011 = 1.070 100 = 1.094 101 = 1.117 110 = 1.141 111 = 1.164
PWM_RESOLUTION[1:0]	4:3	R/W	For PWM clocking with internal oscillator (VSYNC is not used) these bits control the PLL multiplier and hence the PWM output resolution $00 = 5$ -MHz clock used for generating PWM $01 = 10$ -MHz clock used for generating PWM $10 = 20$ -MHz clock used for generating PWM $11 = 40$ -MHz clock used for generating PWM
DITHER[2:0]	2:0	R/W	Dither function controls 000 = Dither function disabled 001 = 1-bit dither 010 = 2-bit dither 011 = 3-bit dither 1XX = 4-bit dither



## 8.6.2.7 EEPROM Register 6

Address 0x66

<b>EEPROM</b> Reg	EEPROM Register 6									
7	6	5	4	3	2	1	0			
RESERVED	RVED GAIN_CTRL[2:0]			EN_EXT_LED_CUR_CTRL	DRV_EN_SPLIT_FET	BR	T_MODE[1:0]			

Name	Bit	Access	Description
GAIN_CTRL[2:0]	6:4	R/W	Switch point from PWM to current control for Hybrid PWM and Current dimming mode 000 = 50.0% 001 = 40.6% 010 = 31.3% 011 = 25.0% 100 = 21.9% 101 = 18.8% 110 = 15.6% 111 = 12.5%
EN_EXT_LED_CUR_CTRL	3	R/W	Enable LED current set resistor  0 = Resistor is disabled and current is scaled with SCALE[2:0]  EEPROM register bits  1 = Enable LED current set resistor. LED current is scaled by the R <sub>ISET</sub> resistor
DRV_EN_SPLIT_FET	2	R/W	LED current sink FET control 0 = big size FET is driving LED current 1 = enable use of smaller FET for driving low LED output currents. Smaller FET is selected automatically when current setting is below 1/16 of the scale. Automatic scaling improves accuracy for output currents below 1/16 of the full current scale.
BRT_MODE[1:0]	1:0	R/W	Brightness control mode 00 = PWM input pin duty cycle control 01 = PWM input duty x Brightness register 10 = Brightness register 11 = Direct PWM control from PWM input pin

## 8.6.2.8 EEPROM Register 7

<b>EEPROM</b> Regis	ter 7						
7	6	5	4	3	2	1	0
	DRV_OUT2	_CORR[3:0]			DRV_OUT1	_CORR[3:0]	

Name	Bit	Access	Description
DRV_OUT2_CORR[3:0]	7:4	R/W	Current correction for OUT2 LED current sink 0000 = 6.5% 0001 = 5.6% 0010 = 4.7% 0011 = 3.7% 0100 = 2.8% 0101 = 1.9% 0110 = 0.9% 0111 = 0.0% 1000 = -0.9% 1001 = -1.9% 1010 = -2.8% 1011 = -3.7% 1100 = -4.7% 1111 = -5.6% 1111 = -7.4%



Name	Bit	Access	Description
Name  DRV_OUT1_CORR[3:0]	3:0	Access R/W	Description  Current correction for OUT1 LED current sink  0000 = 6.5%  0001 = 5.6%  0010 = 4.7%  0011 = 3.7%  0100 = 2.8%  0101 = 1.9%  0111 = 0.9%  0111 = 0.0%  1000 = -0.9%  1001 = -1.9%  1010 = -2.8%  1011 = -3.7%  1100 = -4.7%  1101 = -5.6%  1110 = -6.5%
			1111 = -7.4%

## 8.6.2.9 EEPROM Register 8

EEPROM Register 8										
7	6	5	4	3	2	1	0			
	DRV_OUT4	_CORR[3:0]			DRV_OUT3	_CORR[3:0]				

Name	Bit	Access	Description
DRV_OUT4_CORR[3:0]	7:4	R/W	Current correction for OUT4 LED current sink  0000 = 6.5%  0001 = 5.6%  0010 = 4.7%  0011 = 3.7%  0100 = 2.8%  0101 = 1.9%  0110 = 0.9%  0111 = 0.0%  1000 = -0.9%  1001 = -1.9%  1010 = -2.8%  1011 = -3.7%  1100 = -4.7%  1101 = -5.6%  1111 = -7.4%
DRV_OUT3_CORR[3:0]	3:0	R/W	Current correction for OUT3 LED current sink 0000 = 6.5% 0001 = 5.6% 0010 = 4.7% 0011 = 3.7% 0100 = 2.8% 0101 = 1.9% 0110 = 0.9% 0111 = 0.0% 1000 = -0.9% 1001 = -1.9% 1001 = -1.9% 1010 = -2.8% 1011 = -3.7% 1100 = -4.7% 1101 = -5.6% 1110 = -6.5% 1111 = -7.4%



## 8.6.2.10 EEPROM Register 9

<b>EEPROM Regis</b>	ter 8							
7	6	5	4	3	2	1	0	
	EXT_TEMP_GAIN[3:0] BL_COMP_FILTER_SEL[3:0]							

Name	Bit	Access	Description
EXT_TEMP_GAIN[3:0]	7:4	R/W	External temperature sensor current dimming gain control, see <i>LED Current Dimming With Internal Temperature Sensor</i> for details.
BL_COMP_FILTER_SEL[3:0]	3:0	R/W	Filter selects how many PWM generator clock cycles high/mid comparator is filtered before it is used to detect shorted LEDs and boost voltage down scaling.  0000 = 5 0001 = 10 0010 = 20 0011 = 40 0100 = 60 0101 = 80 0110 = 100 0111 = 140 1000 = 180 1001 = 220 1010 = 260 1011 = 300 1110 = 340 1101 = 380 1110 = 420 1111 = 460



## 8.6.2.11 **EEPROM** Register 10

Address 0x6A

EEPROM Register 9							
7	6	5	4	3	2	1	0
EXT_TEMP_I_DIMMING_ EN	NMOS_PLFET_EN	SOFT_STAI	RT_SEL[1:0]	PL_SD_LE	VEL[1:0]	PL_SD_SIN	NK_LEVEL[1:0]

Name	Bit	Access	Description						
EXT_TEMP_I_DIMMING_EN	7	R/W	External temper 0 = disabled 1 = enabled						
NMOS_PLFET_EN	6	R/W	Powerline FET s 0 = pFET 1 = nFET						
SOFT_START_SEL[1:0]	5:4	R/W	Soft-start time s 00 = 5 ms 01 = 10 ms 10 = 20 ms 11 = 50 ms	01 = 10 ms 10 = 20 ms					
PL_SD_LEVEL[1:0]	3:2	R/W	Power-line FET 10 = 6 A 11 = 8 A	current limit selection VIN OC	P (assumed R <sub>ISENSE</sub> = 20 mΩ).				
PL_SD_SINK_LEVEL[1:0]	1:0	R/W	Power-line FET	gate current					
				NMOS_PLFET_EN = 0 (current for normal mode)	NMOS_PLFET_EN = 1 (current for fault recovery mode, otherwise 0mA)				
			00 55 μA 0.3 mA						
			01 110 μA 0.5 mA						
			10	220 μΑ	1.0 mA				
			11	440 µA	2.2 mA				

## 8.6.2.12 EEPROM Register 11

<b>EEPROM Regis</b>	EEPROM Register 11										
7	6	5	4	3	2	1	0				
	SLOW_PLL_DIV[12:5]										

Name	Bit	Access	Description
SLOW_PLL_DIV[12:5]	7:0	R/W	Divider for VSYNC operation. 8 MSB bits



## 8.6.2.13 EEPROM Register 12

Address 0x6C

EEPROM Register 12										
7	6	5	4	3	2	1	0			
EN_SYNC	PWM_SYNC	PWM_COUNTER_RESET	SLOW_PLL_DIV[4:0]							

Name	Bit	Access	Description
EN_SYNC	7	R/W	VSYNC input enable 0 = VSYNC input disabled 1 = VSYNC input enabled
PWM_SYNC	6	R/W	Enable PWM generation synchronization to VSYNC signal 0 = Disabled 1 = Enabled. PWM output used for phase detector input after dividing with SLOW_PLL_DIV divider
PWM_COUNTER_RESET	5	R/W	Enable PWM generator resetting on VSYNC signal rising edge 0 = Disabled 1 = Enabled
SLOW_PLL_DIV[4:0]	4:0	R/W	Divider for VSYNC operation. 5 LSB bits

## 8.6.2.14 EEPROM Register 13

EEPROM R	egister 13						
7	6	5	4	3	2	1	0
R_SI	EL[1:0]	SEL_DIVIDER	EN_PLL		SYNC_PRE	DIVIDER[3:0]	

Name	Bit	Access	Description
R_SEL[1:0]	7:6	R/W	Coefficient for the slow PLL divider 00 = 16 01 = 32 10 = 64 11 = 128
SEL_DIVIDER	5	R/W	PLL divider selection 0 = Slow PLL divider with external compensation (when using VSYNC) 1 = Fast PLL divider with internal compensation (when using 5-MHz internal clock)
EN_PLL	4	R/W	PLL enable 0 = PLL disabled and internal 5-MHz oscillator used for PWM generation 1 = PLL is used for generating the PWM generation clock from the internal oscillator or VSYNC signal
SYNC_PRE_DIVIDER[3:0]	3:0	R/W	VSYNC signal pre-divider from 1 to 16. Used when VSYNC frequency is higher than PWM output frequency.



## 8.6.2.15 **EEPROM** Register 14

Address 0x6E

<b>EEPROM</b> Regist	EEPROM Register 14									
7	7 6 5 4 3 2 1 0									
	RESERVED SYNC_TYPE PWM_FREQ[3:0]									

Name	Bit	Access	Description
SYNC_TYPE	4	R/W	Type of the VSYNC input. Affects the PLL functionality.  0 = HSYNC (50 to 150 kHz)  1 = VSYNC (50 to 150 Hz)
PWM_FREQ[3:0]	3:0	R/W	PWM output frequency setting when internal oscillator is used. See Brightness Control (Display Mode)

## 8.6.2.16 EEPROM Register 15

EEPROM Register 13							
7	6	5	4	3	2	1	0
MASK_BOOST_OVP_ STATUS	MASK_BOOST_OCP _FSM	MASK_OVP_FSM	MASK_VIN_UVLO	UVLO_L	EVEL[1:0]	OVP_LE\	/EL[1:0]

Name	Bit	Access	Description
MASK_BOOST_OVP_STATUS	7	R/W	Boost overvoltage protection enable 0 = Enabled 1 = Fault bit and FAULT pin disabled.
MASK_BOOST_OCP_FSM	6	R/W	Boost overcurrent protection fault recovery state enable 0 = Enabled 1 = Entering fault recovery state disabled. Fault bit and FAULT pin operate normally.
MASK_OVP_FSM	5	R/W	VIN overvoltage fault recovery state enable 0 = Enabled 1 = Entering fault recovery state disabled. Fault bit and FAULT pin operate normally.
MASK_VIN_UVLO	4	R/W	VIN undervoltage lockout fault recovery state enable 0 = Enabled 1 = Entering fault recovery state disabled. Fault bit and FAULT pin operate normally.
UVLO_LEVEL[1:0]	3:2	R/W	VIN Undervoltage protection thresholds (UVLO) 00 = disabled 01 = 3 V 10 = 5 V 11 = 8 V
OVP_LEVEL[1:0]	1:0	R/W	VIN Overvoltage protection thresholds (OVP) 00 = disabled 01 = 7 V 10 = 11 V 11 = 22.5 V



## 8.6.2.17 **EEPROM** Register 16

EE	EEPROM Register 16									
7	7	6	5	4	3	2	1	0		
R	RESERVED BOOST_EN_IRAMP_DELAY BOOST_EXT_CLK_SEL BOOST_IMAX_SEL[2:0] BOOST_GD_VOLT									

Name	Bit	Access	Description
BOOST_EN_IRAMP_DELAY	5	R/W	Boost current ramp delay enable (for adjusting conversion ratio/stability, 35% of period) 1 = Delay enabled 0 = Delay disabled
BOOST_EXT_CLK_SEL	4	R/W	Boost clock selection 0 = Internal clock 1 = External clock (SYNC pin) If external clock selected and sync disappears for 1.52 periods, boost automatically switches to using internal oscillator with frequency defined by BOOST_FREQ_SEL[2:0]
BOOST_IMAX_SEL[2:0]	3:1	R/W	Maximum current limit for boost SW mode. Values below based on $25\text{-m}\Omega$ sense resistor value. 000 = 2 A 001 = 3 A 010 = 4 A 011 = 5 A 100 = 6 A 101 = 7 A 110 = 8 A 111 = 9 A
BOOST_GD_VOLT	0	R/W	Boost gate driver voltage selection  1 = Charge pump output (V <sub>GATE DRIVER</sub> > 6 V)  0 = VDD



## 8.6.2.18 EEPROM Register 17

EEPROM Register 17							
7	6	5	4	3	2	1	0
BOOST_EN_SPREAD_ SPECTRUM	BOOST_SEL	IND[1:0]	BOOST_SE	L_IRAMP[1:0]	BOOS	T_FREQ_S	SEL[2:0]

Name	Bit	Access	Description						
BOOST_EN_SPREAD_ SPECTRUM	7	R/W	Boost spread spectrum (±3% from central frequency, 1.875 kHz modulation frequency) enable 0 = Spread spectrum disabled 1 = Spread spectrum enabled						
BOOST_SEL_IND[1:0]	6:5	R/W	See BOOST_SEL_IRAM	P for selecting	BOOST_SEL_IN	ND setting			
BOOST_SEL_IRAMP[1:0]	4:3	R/W	Boost artificial current ramp peak value, A/s. Select value higher than I <sub>RAMP_GAIN</sub> : I <sub>RAMP_GAIN</sub> =1.2 x 0.5 x (VOUT <sub>max</sub> - VIN <sub>min</sub> )/(0.7 x L x 60000), where VIN, VOUT are boost input and output voltage, L - inductance, H. 25-mΩ R <sub>SENSE</sub> is suggested.						
					BOOST_SE	L_IND[1:0]			
			BOOST_SEL_IRAMP 00 01 10 11 [1:0]						
			00 130 65 34						
			01         88         43         23         20           10         56         28         15         15						
			11	37	18	10	8.5		
BOOST_FREQ_SEL[2:0]	2:0	R/W							



## 8.6.2.19 **EEPROM** Register 18

<b>EEPROM</b> Regi	EEPROM Register 16										
7	6	5	4	3	2	1	0				
BOOST_DRIV	ER_SIZE[1:0]	EN_ADAP	EN_JUMP	BRIGHTNESS_JL	JMP_THRES[1:0]	JUMP_STE	P_SIZE[1:0]				

Name	Bit	Access	Description
BOOST_DRIVER_SIZE[1:0]	7:6	R/W	Boost gate driver scaling. Affects gate driver peak current and SW node voltage rise/fall times 00 = 0.4/0.45 A (typical) peak sink/source current 01 = 0.75/0.87 A (typical) peak sink/source current 10 = 1.2/1.3 A (typical) peak sink/source current 11 = 1.5/1.7 A (typical) peak sink/source current
EN_ADAP	5	R/W	Enable boost converter adaptive mode  0 = adaptive mode disabled, boost converter output voltage is set with BOOST_INITIAL_VOLTAGE EEPROM register bits.  1 = adaptive mode enabled. Boost converter start-up voltage is set with BOOST_INITIAL_VOLTAGE EEPROM register bits. Further boost voltage is adapted to the highest LED string V <sub>F</sub> .  If all LED outputs are in cluster mode, adaptive mode is disabled automatically.
EN_JUMP	4	R/W	Enable large boost voltage jump command for the fast brightness increase.  0 = Normal steps used for boost voltage control  1 = Jump command allowed in boost voltage control
BRIGHTNESS_JUMP_THRES[1:0]	3:2	R/W	Defines the magnitude of the input brightness change after which jump command is given.  00 = Jump command after 10% brightness change 01 = Jump command after 30% brightness change 10 = Jump command after 50% brightness change 11 = Jump command after 70% brightness change
JUMP_STEP_SIZE[1:0]	1:0	R/W	Boost control step size that jump command increases backlight boost output voltage 00: 8 steps (1.0 V typ) 01: 16 steps (2.0 V typ) 10: 32 steps (4.0 V typ) 11: 64 steps (8.0 V typ)



## 8.6.2.20 **EEPROM** Register 19

Address 0x73

<b>EEPROM Regis</b>	ter 19						
7	6	5	4	3	2	1	0
RESE	RVED			BOOST_INITIAL	_VOLTAGE[5:0]		

Name	Bit	Access	Description
BOOST_INITIAL_VOLTAGE[5:0]	5:0	R/W	Boost voltage control from 16 V to 47.5 V with 0.5 V step (without FB resistive divider). When resistive divider is used on the FB pin, the voltages are scaled accordingly. If adaptive boost control is enabled, this sets the initial start voltage for the boost converter. If adaptive mode is disabled, this sets the output voltage of the boost converter.  000000 = 16.0 V (typical) 000001 = 16.5 V (typical) 000010 = 17.0 V (typical) 000011 = 17.5 V (typical) 0000100 = 18.0 V (typical) 111100 = 46.0 V (typical) 111110 = 47.0 V (typical) 111111 = 47.5 V (typical)

## 8.6.2.21 EEPROM Register 20

<b>EEPROM</b> Regis	ster 20						
7	6	5	4	3	2	1	0
BOOST_SE	EL_LLC[1:0]	BOOST_SEL_JITTER_FILTER[1:0]		BOOST_SEL_I[1:0]		BOOST_SEL_P[1:0]	

Name	Bit	Access	Description
BOOST_SEL_LLC[1:0]	7:6	R/W	Light load comparator control. Selects boost PFM entry threshold (compensator current) $00 = 5~\mu\text{A}~(\text{boost switches from PFM to PWM early at light loads})$ $01 = 10~\mu\text{A}$ $10 = 15~\mu\text{A}$ $11 = 20~\mu\text{A}~(\text{boost operates in PFM mode to higher loads})$
BOOST_SEL_JITTER_FILTER[1:0]	5:4	R/W	Boost jitter filter selection 00 = bypass 01 = 300 kHz 10 = 60 kHz 11 = 30 kHz
BOOST_SEL_I[1:0]	3:2	R/W	Boost PI compensator control: integral part 00 = 1 01 = 2 10 = 3 11 = 4
BOOST_SEL_P[1:0]	1:0	R/W	Boost PI compensator control: proportional part 00 = 1 01 = 2 10 = 3 11 = 4



## 8.6.2.22 EEPROM Register 21

Address 0x75

<b>EEPROM</b> Regis	ter 21						
7	6	5	4	3	2	1	0
BOOST_OFF	TIME_SEL[1:0]	BOOST_BLANK	CTIME_SEL[1:0]	RESERVED	BOOST	_VO_SLOPE_CT	RL[2:0]

Name	Bit	Access	Description
BOOST_OFFTIME_SEL[1:0]	7:6	R/W	Boost time off selection 00 = 131 ns 01 = 68 ns 10 = 38 ns 11 = 24 ns
BOOST_BLANKTIME_SEL[1:0]	5:4	R/W	Boost blank time selection 00 = 162 ns 01 = 88 ns 10 = 63 ns 11 = 40 ns
BOOST_VO_SLOPE_CTRL[2:0]	2:0	R/W	Sets the speed for boost output voltage scaling up or down  000 = 1 (every PWM cycle)  001 = 2 (every other PWM cycle)  010 = 3 (every third PWM cycle)  011 = 4 (every 4th PWM cycle)  100 = 5 (every 5th PWM cycle)  101 = 6 (every 6th PWM cycle)  110 = 8 (every 8th PWM cycle)  111 = 16 (every 16th PWM cycle)

## 8.6.2.23 EEPROM Register 22

EEPROM Register 20								
7	6	5	4	3	2	1	0	
VDD_UVLO_ LEVEL	RESERVED			CP_2X_	CLK[1:0]	CP_2X_EN	SQW_PULSE_ GEN_EN	

Name	Bit	Access	Description
VDD_UVLO_LEVEL	7	R/W	VDD UVLO protection level 0 = 2.5 V 1 = 3.0 V Voltage hysteresis typically 50 mV. 2.5V level can be used if PLL frequency up to 20 MHz. With higher PLL frequency logic is not specified to work down to 2.5 V VDD
CP_2X_CLK[1:0]	3:2	R/W	Charge pump clock frequency 00 = 104 kHz 01 = 208 kHz 10 = 417 kHz 11 = 833 kHz
CP_2X_EN	1	R/W	Charge pump enable. CP is enabled at soft start if CP_2X_EN EEPROM bit asserted.  0 = disabled  1 = enabled
SQW_PULSE_GEN_EN	0	R/W	External charge pump clock enable (50% duty cycle 100 kHz). Clock connected to SQW pin. SQW clock enabled at soft start. 0 = disabled 1 = enabled



## 8.6.2.24 **EEPROM** Register 23

<b>EEPROM Regis</b>	ter 23						
7	6	5	4	3	2	1	0
	EXT_TEMP_LE	VEL_HIGH[3:0]			EXT_TEMP_LE	VEL_LOW[3:0]	

Name	Bit	Access	Description
EXT_TEMP_LEVEL_HIGH[3:0]	7:4	R/W	High external temperature sensor limit, kΩ $0000 = 79.67$ $0001 = 43.35$ $0010 = 29.77$ $0011 = 22.67$ $0100 = 18.30$ $0101 = 15.34$ $0110 = 13.21$ $0111 = 11.60$ $1000 = 10.34$ $1001 = 9.32$ $1010 = 8.49$ $1011 = 7.79$ $1100 = 7.20$ $1101 = 6.69$ $1110 = 6.25$ $1111 = 5.87$
EXT_TEMP_LEVEL_LOW[3:0]	3:0	R/W	Low external temperature sensor limit, $k\Omega$ 0000 = 79.67 0001 = 43.35 0010 = 29.77 0011 = 22.67 0100 = 18.30 0101 = 15.34 0110 = 13.21 0111 = 11.60 1000 = 10.34 1001 = 9.32 1010 = 8.49 1011 = 7.79 1100 = 7.20 1101 = 6.69 1110 = 6.25 1111 = 5.87



## 8.6.2.25 EEPROM Register 24

EEPROM Register 24								
7	6	5	4	3	2	1	0	
INT_TEMI	P_LIM[1:0]		EXT_TEMP_COMP_EN					

Name	Bit	Access	Description
INT_TEMP_LIM[1:0]	7:6	R/W	Internal temperature sensor brightness thermal de-rating starting level.  Thermal de-rating function temperature threshold:  00 = thermal de-rating function disabled  01 = 90°C  10 = 100°C  11 = 110°C
EXT_TEMP_PERIOD[4:0]	5:1	R/W	Step time for temperature limitation with external sensor 00000 = 2 s 00001 = 4 s 00010 = 6 s 00011 = 8 s 00100 = 10 s 00101 = 12 s 00110 = 14 s 00111 = 16 s 01000 = 18 s 01000 = 18 s 01001 = 20 s 01010 = 22 s 01011 = 24 s 01100 = 26 s 01101 = 28 s 01110 = 30 s 01111 = 32 s  11110 = 62 s 11111 = 64 s
EXT_TEMP_COMP_EN	0	R/W	External temperature sensor (NTC) enable 0 = disabled 1 = enabled



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The LP8860-Q1 is designed for automotive applications, and an input voltage  $V_{IN}$  is intended to be connected to the car battery. The device is internally powered from the VDD pin, and voltage must be in 3-V to 5.5-V range. The device has flexible configurability; outputs configuration are defined by EEPROM settings. If the VDD voltage is not high enough to drive an external nMOSFET gate, an internal charge pump must be used to power the gate driver. The charge pump is configured by EEPROM.

The LP8860-Q1 can be used as a stand-alone device, using only the VDDIO/EN pin and the PWM signal. Alternatively, the device can be a part of system, connected to a microprocessor by an SPI or I<sup>2</sup>C interface.

#### NOTE

Maximum operating voltage for  $V_{\text{IN}}$  is 48 V; the boost converter can achieve output voltage up to 48 V (typical) without external feedback divider in adaptive voltage control mode. However,  $V_{\text{IN}}$  must be below output voltage, and the conversion ratio (max 10) must be taken into account. If necessary, boost can provide higher output voltage with an external resistive feedback voltage divider. For high output-voltage applications, outputs must be protected by external components to prevent overvoltage.

### 9.2 Typical Applications

#### 9.2.1 Typical Application for Display Backlight

Figure 53 shows the typical application for the LP8860-Q1 with factory-programmed settings. It supports 4 LED strings in display mode with a 90° phase shift. Brightness control register is used for LED dimming by using conventional PWM dimming method. VDD voltage is 5 V, charge pump is disabled, and boost switching frequency is 303 kHz.




Figure 53.  $VDD = 5 \text{ V}, I^2C, 4 \text{ LED Outputs in Display Mode}$ 



## **Typical Applications (continued)**

## 9.2.1.1 Design Requirements

**Table 24. EEPROM Setting Example** 

ADDRESS (HEX)	DATA (HEX)
60	ED
61	DF
62	DC
63	F0
64	DF
65	E5
66	F2
67	77
68	77
69	71
6A	3F
6B	B7
6C	17
6D	EF
6E	B0
6F	87
70	CE
71	72 F
72 73	E5 DF
73	35
74	06
75 76	DC
77	FF
78	3E

DESIGN PARAMETER	VALUE
VIN voltage range	3 V to 40 V
VDD voltage	5 V
Charge pump	Disabled
Brightness Control	l <sup>2</sup> C
Output configuration	Mode 1, OUT1 to OUT4 are in display mode (phase shift 90°)
LED string current	130 mA
External current set resistor	Disabled
Boost frequency	303 kHz
Inductor	22 μH to 33 μH, at least 9-A saturation current
Input/Output capacitors	10 μF ceramic and 33 μF electrolytic
R <sub>ISENSE</sub>	20 mΩ
R <sub>SENSE</sub>	25 mΩ
Current dimming with external NTC	Disabled



#### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Inductor Selection

There are two main considerations when choosing an inductor; the inductor must not saturate, and the inductor current ripple must be small enough to achieve the desired output voltage ripple. Different saturation current rating specifications are followed by different manufacturers so attention must be given to details. Saturation current ratings are typically specified at 25°C. However, ratings at the maximum ambient temperature of application should be requested from the manufacturer. Shielded inductors radiate less noise and are preferable. The saturation current must be greater than the sum of the maximum load current and the worst case average-to-peak inductor current. The equation below shows the worst case conditions.

$$\begin{split} I_{SAT} &> \frac{I_{OUTMAX}}{D'} + I_{RIPPLE} \quad \text{For Boost} \\ Where \ I_{RIPPLE} &= \frac{(V_{OUT} - V_{IN})}{(2 \times L \times f)} \times \frac{V_{IN}}{V_{OUT}} \\ Where \ D &= \frac{(V_{OUT} - V_{IN})}{(V_{OUT})} \ \text{and} \ D' = (1 - D) \end{split}$$

- I<sub>RIPPLE</sub>: peak inductor current
- I<sub>OUTMAX</sub>: maximum load current
- V<sub>IN</sub>: minimum input voltage in application
- L: min inductor value including worst case tolerances
- f: minimum switching frequency
- V<sub>OUT</sub>: output voltage
- D: Duty Cycle for CCM Operation
- V<sub>OUT</sub>: Output Voltage

As a result the inductor must be selected according to the  $I_{SAT}$ . A more conservative and recommended approach is to choose an inductor that has a saturation current rating greater than the maximum switch current limit defined by <BOOST\_IMAX\_SEL[2:1]> EEPROM bits. A 22- $\mu$ H to 33- $\mu$ H inductor with a saturation current rating of at least 9 A is recommended for most applications. The inductor resistance must be less than 300 m $\Omega$  for good efficiency. See detailed information in Texas Instruments Application Note *Understanding Boost Power Stages in Switch Mode Power Supplies* (SLVA061). "Power Stage Designer<sup>TM</sup> Tools" can be used for the boost calculation: http://www.ti.com/tool/powerstage-designer.

#### 9.2.1.2.2 Output Capacitor Selection

A ceramic capacitor with a 100-V voltage rating is recommended for the output capacitor. The DC-bias effect can reduce the effective capacitance by up to 80%, a consideration for capacitance value selection. Effectively the capacitance must be 33  $\mu$ F for 600-mA loads. A different option is to use an aluminum electrolytic capacitor with low ESR and ceramic capacitor in parallel. Typically a 33- $\mu$ F (ESR < 500 m $\Omega$ ) with 10- $\mu$ F (effective) ceramic capacitor in parallel is sufficient. If ESR is lower, capacitance for ceramic capacitor can be decreased.

For higher switching frequency (2.2 MHz) and boost output current below 400 mA, two 10-µF ceramic capacitors in parallel are sufficient.

### 9.2.1.2.3 Input Capacitor Selection

A ceramic capacitor with 50-V voltage rating is recommended for the input capacitor. The DC-bias effect can reduce the effective capacitance by up to 80%, a consideration for capacitance value selection. Effectively the capacitance must be 33  $\mu$ F for 600-mA loads. A different option is to use an aluminum electrolytic capacitor with low ESR and ceramic capacitor in parallel. Typically a 33- $\mu$ F (ESR < 500 m $\Omega$ ) with 10- $\mu$ F (effective) ceramic capacitor in parallel is sufficient. If ESR is lower, capacitance for ceramic capacitor can be decreased.

For higher switching frequency (2.2 MHz) and boost output current below 400 mA two 10-µF ceramic capacitors in parallel are sufficient.

#### 9.2.1.2.4 Charge Pump Output Capacitor

A ceramic capacitor with at least 16-V voltage rating is recommended for the output capacitor of the charge pump. The DC-bias effect can reduce the effective capacitance by up to 80%, which needs to be considered in capacitance value selection. Typically a 10-µF capacitor is sufficient.

(9)

#### 9.2.1.2.5 Charge Pump Flying Capacitor

A ceramic capacitor with at least 10-V voltage rating is recommended for the flying capacitor of the charge pump. Typically 1-µF capacitor is sufficient.

#### 9.2.1.2.6 Diode

A Schottky diode must be used for the boost output diode. Peak repetitive current must be greater than inductor peak current (up to 9 A) to ensure reliable operation. Average current rating must be greater than the maximum output current. Schottky diodes with a low forward drop and fast switching speeds are ideal for increasing efficiency. Choose a reverse breakdown voltage of the Schottky diode significantly larger than the output voltage. Do not use ordinary rectifier diodes because slow switching speeds and long recovery times cause the efficiency and the load regulation to suffer.

#### 9.2.1.2.7 Boost Converter Transistor

An nFET transistor with high enough voltage rating ( $V_{DS}$  at least 5 V higher than maximum output voltage) must be used. Current rating for the FET must be the same as the inductor peak current. Gate-drive voltage for the FET is VDD or about 2 x VDD, if the charge pump is enabled (EEPROM selection).

#### 9.2.1.2.8 Boost Sense Resistor

A high-power 25-m $\Omega$  resistor must be used for sensing the boost SW current. Power rating can be calculated from the inductor current and sense resistor resistance value.

#### 9.2.1.2.9 Power Line Transistor

A pFET transistor with necessary voltage rating ( $V_{DS}$  at least 5 V higher than max input voltage) must be used. Current rating for the FET must be the same as input peak current or greater. Transfer characteristic is very important for pFET.  $V_{GS}$  for open transistor must be less then  $V_{IN}$ . A 20-k $\Omega$  resistor between the pFET gate and source is sufficient.

If a pFET with high enough  $V_{DS}$  and low  $V_{GS}$  is not available, it is possible to use an nFET with extra external components with the EEPROM bit NMOS\_PLFET\_EN set high. See *Charge Pump* section (Figure 25) for using the nFET as a power-line FET.

### 9.2.1.2.10 Input Current Sense Resistor

A high-power  $20\text{-m}\Omega$  resistor must be used for sensing the boost input current. Power rating can be calculated from the input current and sense resistor resistance value.

#### 9.2.1.2.11 Filter Component Values

Table 25 shows recommended filter component values for the VSYNC PLL filter (phase margin 60°). An external filter must be used only when external VSYNC is used; otherwise, the LP8860-Q1 uses internal compensation.




Figure 54. Filter Components



V/H SYNC	PLL FREQUENCY (MHz)	C1	C2	R1
50 Hz	5	100 nF	1.4 μF	85 kΩ
(BW3dB = 1 Hz)	10	54 nF	0.7 μF	170 kΩ
	20	27 nF	0.35 μF	338 kΩ
	40	13.6 nF	0.175 μF	677 kΩ
20 kHz	5	10 nF	129 nF	14 kΩ
(BW3dB = 330 Hz)	10	5 nF	65 nF	28 kΩ
	20	2.5 nF	32 nF	56 kΩ
	40	1.2 nF	16 nF	112 kΩ
50 kHz	5	22 nF	322 nF	5.6 kΩ
(BW3dB = 330 Hz)	10	12 nF	161 nF	11.2 kΩ
	20	6.2 nF	80 nF	22.3 kΩ
	40	3.1 nF	40 nF	44,7 kΩ

#### 9.2.1.2.11.1 Critical Components for Design

Schematic on Figure 55 shows the critical part of circuitry: boost components, the LP8860-Q1 internal charge pump for gate driver powering and powering/grounding of LP8860-Q1 boost components. Layout example for this is shown in Figure 67.




Figure 55. Critical Components for Design




## Table 26. Bill of Materials for Design Example

REFERENCE DESIGNATOR	DESCRIPTION	NOTE
R1	20 mΩ 3 W	Input current sensing resistor
R2	20 kΩ 0.1 W	Power-line FET gate pullup resistor
R3	10 Ω 0.1 W	Gate resistor for boost FET
R4	10 Ω 0.1 W	Current sensing filter resistor
R5	25 mΩ 3 W	Boost current sensing resistor
C1	1 μF 10 V ceramic capacitor	VDD bypass capacitor
C2	10 μF 16 V ceramic capacitor	Charge pump output capacitor
C3	33 μF 50 V electrolytic capacitor	Boost input capacitor
C4	10 μF 50 V ceramic capacitor	Boost input capacitor
C5	1 μF 10 V ceramic capacitor	Flying capacitor
C6	1000 pF 10 V ceramic capacitor	Current sensing filter capacitor
C7	39 pF 50 V ceramic capacitor	High frequency bypass capacitor
C8	33 μF 50 V electrolytic capacitor	Boost output capacitor
C9	10 μF 100 V ceramic capacitor	Boost output capacitor
L1	22 μH saturation current 9 A	Boost inductor
D1	60 V 15 A Schottky diode	Boost Schottky diode
Q1	60 V 10 A pMOSFET	Power-line FET
Q2	60 V 15 A nMOSFET	Boost nMOSFET



### 9.2.1.3 Application Performance Plots





### 9.2.2 Low VDD Voltage and Combined Output Mode Application

Figure 60 shows the application for LED strings in Display mode (OUT1 and OUT2) and Cluster mode (OUT3 and OUT4). External powering must be used for Cluster-mode LED strings. VDD voltage is 3.3 V, and the charge pump for gate driver powering is enabled.




Figure 60. VDD = 3.3V, SPI, 2 Outputs in Display Mode, 2 in Cluster Mode Schematic

#### 9.2.2.1 Design Requirements

**Table 27. EEPROM Setting Example** 

ADDRESS (HEX)	DATA (HEX)
60	ED
61	DF
62	DC
63	F4
64	DF
65	E5
66	F2
67	77
68	77
69	71
6A	3F
6B	B7
6C	17
6D	EF
6E	B0
6F	87
70	CF
71	72
72	E5
73	DF
74	35
75	06
76	DE
77	FF
78	3E



DESIGN PARAMETER	VALUE
VIN voltage range	3 V to 40 V
VDD voltage	3.3 V
Charge pump	Enabled
Brightness Control	SPI
Output configuration	Mode 2, OUT1 and OUT2 - display mode (phase shift 180°), OUT3 and OUT4 - cluster mode
LED string current	OUT1 and OUT2 - 130 mA; OUT3 - 30 mA; OUT4 - 33 mA
External current set resistor	Disabled
Boost frequency	303 kHz
Inductor	$22~\mu\text{H}$ to $33~\mu\text{H}$ , at least 5-A saturation current
Input/Output capacitors	10 $\mu F$ ceramic and 33 $\mu F$ electrolytic
Current dimming with external NTC	Disabled

#### 9.2.2.2 Detailed Design Procedure

See Detailed Design Procedure.

### 9.2.2.3 Application Performance Plots

See Application Performance Plots.

#### 9.2.3 High Output Voltage Application

The LP8860-Q1 has ability to control up to 16 or 17 LEDs per string with additional external components for output overvoltage protection. nFET transistors can protect outputs, and SQW output can be used to produce extra rail voltage for the transistor gates, if necessary voltage is not available in the system.




Figure 61. VDD = 5 V, I<sup>2</sup>C, High-Voltage Output with Output Protection FETs Circuits

#### 9.2.3.1 Design Requirements



**Table 28. EEPROM Setting Example** 

ADDRESS (HEX)	DATA (HEX)
60	ED
61	DF
62	DC
63	F4
64	DF
65	E5
66	F2
67	77
68	77
69	71
6A	3F
6B	B7
6C	17
6D	EF
6E	B0
6F	87
70	CF
71	72
72	E5
73	DF
74	35
75	06
76	DE
77	FF
78	3E

DESIGN PARAMETER	VALUE
VIN voltage range	3 V to 48 V
VDD voltage	5 V
Charge pump	Disabled
Brightness Control	I <sup>2</sup> C
Output configuration	Mode 0, all outputs are in display mode, phase shift 90°, synchronized with VSYNC 50kHz, 10 LEDs per string, $f_{\rm LED\_PWM}$ = 10 kHz
LED string current	OUT1 to OUT4 - 120 mA
External current set resistor	Disabled
Boost frequency	303 kHz
Inductor	22 μH to 33 μH, at least 9-A saturation current
Input/Output capacitors	10 μF ceramic and 33 μF electrolytic
Current dimming with external NTC	Disabled
VSYNC	Enabled, 50 kHz
Feedback voltage divider	$R1_{DIV} = 30 \text{ k}\Omega$ , $R2_{DIV} = 150 \text{ k}\Omega$

### 9.2.3.2 Detailed Design Procedure

See Detailed Design Procedure.

### 9.2.3.3 Application Performance Plots

See Application Performance Plots.

### 9.2.4 High Output Current Application

The LP8860-Q1 outputs can be tied together to drive LED with higher current. To drive a 300 mA/string, connect 2 outputs together. All 4 outputs connected together can drive up to a 600-mA LED string.






Figure 62. Two Channels at 300 mA/String, VDD = 3.3 V, SPI

### 9.2.4.1 Design Requirements

Table 29. EEPROM Setting Example

ADDRESS (HEX)	DATA (HEX)
60	EF
61	FF
62	DC
63	F8
64	DF
65	E5
66	F2
67	77
68	77
69	71
6A	3F
6B	B7
6C	17
6D	EF
6E	B1
6F	87
70	DF
71	72
72	E5
73	DF
74	35
75	06
76	DE
77	FF
78	3E



DESIGN PARAMETER	VALUE
VIN voltage range	3 V to 40 V
VDD voltage	3.3 V
Charge pump	Enabled
Brightness Control	SPI
Output configuration	Mode 4, OUT1 to OUT4 in display mode, phase shift between tied groups 180°
LED string current	OUT1 and OUT2 - 300 mA; OUT3 and OUT4 - 300 mA
External current set resistor	Disabled
Boost frequency	300 kHz externally synchronized
Inductor	22 μH to 33 μH, at least 9-A saturation current
Input/Output capacitors	10-μF ceramic and 33-μF electrolytic
Current dimming with external NTC	Disabled

### 9.2.4.2 Detailed Design Procedure

See Detailed Design Procedure.

### 9.2.4.3 Application Performance Plots

See Application Performance Plots.

#### 9.2.5 Three-Channel Configuration Without Serial Interface

Outputs which are not used can be left floating. In this example 3 outputs are in use. PSPWM mode for 3 outputs is set to mode 1 <LED\_STRING\_CONF[2:0]> = 001b, and the serial interface is not used. The device is enabled with the EN/VDDIO pin, and brightness control is set with the PWM input. EEPROM settings must be preprogrammed for brightness dimming with external PWM.

LED current dimming with external NTC sensor is used in this application to protect LEDs against over-heating.




Figure 63. Three-Channel Configuration without Serial Interface



## 9.2.5.1 Design Requirements

Table 30. EEPROM Setting Example


ADDRESS (HEX)	DATA (HEX)
60	6F
61	FF
62	DC
63	F2
64	DF
65	E5
66	F8
67	77
68	77
69	E1
6A	BF
6B	B7
6C	17
6D	EF
6E	B1
6F	87
70	CE
71	72
72	E5
73	DF
74	35
75 70	06
76	DC
77	CF
78	3F

DESIGN PARAMETER	VALUE
VIN voltage range	3 V to 40 V
VDD voltage	5 V
Charge pump	Disabled
Brightness Control	PWM
Output configuration	Mode 1, OUT1 to OUT3 - display mode; OUT4 - not used
LED string current	OUT1 to OUT3 - 150 mA
External current set resistor	Enabled, $R_{ISET} = 24 \text{ k}\Omega$
Boost frequency	303 kHz
Inductor	22 μH to 33 μH, at least 6-A saturation current
Input/Output capacitors	10-μF ceramic and 33 μF electrolytic
Current dimming with external NTC	Enabled, $R_{T^\circ}$ = NCP15XH103F03RC (Murata), see Figure 64, $R_{T1}$ = 6.6 k $\Omega$ , $R_{T2}$ not assembled



#### 9.2.5.2 Detailed Design Procedure

LED current dimming with external NTC sensor is used in this application — see section *LED Current Dimming With External NTC Sensor* for details. Figure 65 shows LED current de-rating versus temperature measured by NTC sensor with characteristic shown in Figure 64.



#### 9.2.5.3 Application Performance Plots

See Application Performance Plots.

#### 9.2.6 Solution With Minimum External Components

The LP8880-Q1 needs only a few external components for basic functionality if material cost and PCB area for a LP8860-Q1-based solution need to be minimized. In this example the power-line FET is removed, as is input current sensing. External synchronization functions are disabled.




Figure 66. Solution With Minimum External Components



#### 9.2.6.1 Design Requirements

Table 31. EEPROM Setting Example

ADDDEGG (UEV)	DATA (HEV)				
ADDRESS (HEX)	DATA (HEX)				
60	EF				
61	FF				
62	DC				
63	D0				
64	DF				
65	E5				
66	F0				
67	77				
68	77				
69	71				
6A	3F				
6B	B7				
6C	17				
6D	EF				
6E	B0				
6F	87				
70	CE				
71	07				
72	E5				
73	DF				
74	75				
75	86				
76	DC				
77	FF				
78	3E				

DESIGN PARAMETER	VALUE					
VIN voltage range	3 V to 40 V					
VDD voltage	5 V					
Charge pump	Disabled					
Brightness Control	PWM					
Output configuration	Mode0, OUT1 to OUT4 in display mode, phase shift 90°					
LED string current	OUT1 to OUT4 - 100 mA					
External current set resistor	Disabled					
Boost frequency	2.2 MHz					
Inductor	4.7 μH to 22 μH, at least 6-A saturation current					
Input/Output capacitors	2 x 10-μF ceramic					
Current dimming with external NTC	Disabled					

## 10 Power Supply Recommendations

The LP8860-Q1 is designed to operate from a car battery.  $V_{\rm IN}$  input must be protected from reversal voltage and voltage dump over 48 Volts. The impedance of the input supply rail must be low enough that the input current transient does not cause drop below VIN UVLO level. If the input supply is connected by using long wires, additional bulk capacitance may be required in addition to normal input capacitor .

The voltage range for VDD is 3 V to 5.5 V. A ceramic capacitor must be placed as close as possible to the VDD pin. The boost gate driver is powered from the VDD pin; this must be taken into account. For high boost frequency and high internal PLL frequency (can be up to 40 MHz), power consumption from VDD pin can be around 20 mA to 40 mA.



### 11 Layout

### 11.1 Layout Guidelines

Figure 67 shows a layout recommendation for the LP8860-Q1. Figure 67 is used to show the principles of good layout. This layout can be adapted to the actual application layout if and where possible. It is important that all boost components are close to each other and to the device; the high-current traces must be wide enough. VDD must be as noise-free as possible. Place a VDD bypass capacitor near the pin and ground it to a noise-free ground. A charge-pump capacitor and boost input and output capacitors must be connected to PGND. Here are some main points to help the PCB layout work:

- Current loops need to be minimized:
  - For low frequency the minimal current loop can be achieved by placing the boost components as close to each other as possible. Input and output capacitor grounds need to be close to each other to minimize current loop size.
  - Minimal current loops for high frequencies can be achieved by making sure that the ground plane is intact under the current traces. High frequency return currents try to find route with minimum impedance, which is the route with minimum loop area, not necessarily the shortest path. Minimum loop area is formed when return current flows just under the *positive* current route in the ground plane, if the ground plane is intact under the route.
  - For high frequency the copper area capacitance must be taken into account. For example, the copper area for the drain of boost nMOSFET is a tradeoff between capacitance and components cooling capacity.
- GND plane must be intact under the high current boost traces to provide shortest possible return path and smallest possible current loops for high frequencies.
- Current loops when the boost switch is conducting and not conducting must be in the same direction in optimal case.
- Inductors must be placed so that the current flows in the same direction as in the current loops. Rotating the inductor 180° changes current direction.
- Use separate power and noise-free grounds. The power ground is used for boost converter return current and noise-free ground for more sensitive signals, like VDD bypass capacitor grounding as well as grounding the GND pins of the LP8860-Q1 itself.
- Boost output feedback voltage to LEDs need to be taken out after the output capacitors, not straight from the diode cathode.
- A small (for example, 39-pF) bypass capacitor must be placed close to the FB pin to suppress high frequency noise
- VDD line must be separated from the high current supply path to the boost converter to prevent high frequency ripple affecting the chip behavior. A separate 1-µF bypass capacitor is used for the VDD pin, and it is grounded to noise-free ground.
- Capacitor connected to charge pump output CPUMP must have 10-µF capacitance, grounded by shortest way to boost switch current sensing resistor. This capacitor must be as close as possible to CPUMP pin. This capacitor provides a greater peak current for gate driver and must be used even if the charge pump is disabled. If the charge pump is disabled, the VDD and CPUMP pins must be tied together.
- Input and output capacitors need strong grounding (wide traces, many vias to PGND plane).
- If two or more output capacitors are used, symmetrical layout must be used to get all capacitors working ideally.
- Input/output ceramic capacitors have DC-bias effect. If the output capacitance is too low, it can cause boost
  to become unstable on some loads. DC bias characteristics need to be obtained from the component
  manufacturer; it is not taken into account on component tolerance. TI recommends X5R/X7R capacitors.



### 11.2 Layout Example




Figure 67. LP8860-Q1 Layout



### 12 器件和文档支持

#### 12.1 器件支持

#### 12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### 12.2 文档支持

#### 12.2.1 相关文档

如需相关文档,请参阅:

- 《PowerPAD™ 耐热增强型封装应用手册》
- 《了解开关模式电源中的升压功率级》
- Power Stage Designer™ 工具

### 12.3 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com 上的器件产品文件夹。请单击右上角的提醒我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 12.5 商标

E2E is a trademark of Texas Instruments.

PowerPAD is a trademark of Texas Instruments Incorporated.

All other trademarks are the property of their respective owners.

#### 12.6 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。






### PACKAGE OUTLINE

#### **VFP0032A** PowerPAD™ LQFP - 1.6 mm max height

PPLAKSSTI (C. CQUUAND) FFLAXTIPAXCIK



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs.
- 4. Strap features may not be present.5. Reference JEDEC registration MS-026.






### **EXAMPLE BOARD LAYOUT**

### **VFP0032A**

### PowerPAD™ LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



#### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.8. This package is designed to be soldered to a thermal pad on the board. See technical brief, Powerpad thermally enhanced package, Texas Instruments Literature No. SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.
- Size of metal pad may vary due to creepage requirement.






### **EXAMPLE STENCIL DESIGN**

### **VFP0032A**

# PowerPAD $^{\text{\tiny TM}}$ LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.







10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,		_		-	( )	(6)	(-)		( /	
LP8860AQVFPRQ1	ACTIVE	HLQFP	VFP	32	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LP8860AQ1	Samples
LP8860BQVFPRQ1	ACTIVE	HLQFP	VFP	32	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LP8860BQ1	Samples
LP8860CQVFPRQ1	ACTIVE	HLQFP	VFP	32	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LP8860CQ1	Samples
LP8860DQVFPRQ1	ACTIVE	HLQFP	VFP	32	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LP8860DQ1	Samples
LP8860HQVFPRQ1	ACTIVE	HLQFP	VFP	32	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LP8860HQ1	Samples
LP8860JQVFPRQ1	ACTIVE	HLQFP	VFP	32	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LP8860JQ1	Samples
LP8860LQVFPRQ1	ACTIVE	HLQFP	VFP	32	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LP8860LQ1	Samples
LP8860NQVFPRQ1	ACTIVE	HLQFP	VFP	32	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LP8860NQ1	Samples
LP8860RQVFPRQ1	ACTIVE	HLQFP	VFP	32	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LP8860RQ1	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



### PACKAGE OPTION ADDENDUM

10-Dec-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司