













CDCM9102

ZHCS757A -FEBRUARY 2012-REVISED APRIL 2016

# CDCM9102 低噪声双通道 100MHz 时钟发生器

## 1 特性

- 包括锁相环路 (PLL)、压控振荡器 (VCO)、和回路 过滤器的集成型低噪声时钟生成器
- 2 个低噪声 100MHz 时钟(低电压正射极耦合逻辑 (LVPECL),低压差分信号(LVDS),或者低压 CMOS(LVCOMS)对)
  - 支持高速电流控制逻辑 (HCSL) 信号传输电平 (交流耦合)
  - 典型周期抖动:峰值到峰值 (pk-pk) 21ps
  - 典型随机抖动: 510ps RMS
  - 由引脚设定的输出类型
- 附加单端 25MHz 输出
- 集成晶振输入接受 25MHz 晶振
- 输出使能引脚,可关断器件和输出
- 32 引脚 5mm × 5mm 超薄型四方扁平无引线 (VQFN) 封装
- 静电放电 (ESD) 保护超过 2000V 人体模型 (HBM) 和 500V 带电器件模型 (CDM)
- 工业温度范围(-40°C 至 85°C)
- 3.3V 电源

## 2 应用范围

- PCI Express
   1 代、2 代和 3 代的基准时钟生成
- 通用计时

## 3 说明


CDCM9102 是一款为诸如 PCI Express™的通信标准提供基准时钟而设计的低抖动时钟生成器.该器件最高支持 PCIE 3 代,易于配置和使用。CDCM9102 提供2个100MHz 差分时钟端口。这些端口支持的输出类型包括 LVPECL,LVDS,或者一对 LVCMOS 缓冲器。HCSL 信号传输由交流耦合网络提供支持。用户配置捆绑器件引脚所需的输出缓冲器类型。此外,提供一个单端25 MHz 时钟输出端口。这一端口的使用包括通用计时、计时以太网物理层(PHY)、或者为附加的时钟生成器提供一个基准时钟。所有生成的时钟来自一个单一外部25MHz 晶体。

## 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)		
CDCM9102	VQFN (32)	5.00mm x 5.00mm		

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

## 简化电路原理图



Copyright © 2016, Texas Instruments Incorporated



# 目录

1	特性 1		9.2 Functional Block Diagrams	10
2	应用范围1		9.3 Feature Description	10
3	说明1		9.4 Device Functional Modes	10
4	修订历史记录		9.5 Programming	12
5	Device Comparison Table 3	10	Application and Implementation	13
6	Pin Configuration and Functions		10.1 Application Information	13
7			10.2 Typical Application	16
′	Specifications	11	Power Supply Recommendations	19
	7.1 Absolute Maximum Ratings		11.1 Thermal Management	
	7.2 ESD Ratings		11.2 Power Supply Filtering	
	7.3 Recommended Operating Conditions	12	Layout	
	7.4 Thermal Information		12.1 Layout Guidelines	
	7.5 Electrical Characteristics		12.2 Layout Example	
	7.6 Timing Requirements	13	器件和文档支持	
_	7.7 Typical Characteristics	13	13.1 社区资源	
8	Parameter Measurement Information 8		13.2 商标	
	8.1 Test Configurations 8			
9	Detailed Description 10			
	9.1 Overview 10		13.4 Glossary	
		14	机械、封装和可订购信息	21

# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

## Changes from Original (February 2012) to Revision A

Page


		_
•	已添加 <i>ESD</i> 额定值表,特性 描述部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和文档支持部分以及机械、封装和可订购信息部分	1
•	已添加 文本至 <i>说明</i> "该器件最高支持 PCIE 3 代,"	
•	Changed part number to 1134 25M0000000	. 11
•	Changed part number to FP2500002	. 11
•	Added text and Figure 16 to PCI Express Applications	. 15



# 5 Device Comparison Table

PACKAGED DEVICES	FEATURES	T <sub>A</sub>
CDCM9102RHBT	32-pin VQFN (RHB) package, small tape and reel	–40°C to 85°C
CDCM9102RHBR	32-pin VQFN (RHB) package, tape and reel	

# 6 Pin Configuration and Functions



**Pin Functions** 

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	TYPE		
POWER SUPI	PLIES			
GND	Thermal pad, 14, 22	G	Power supply ground and thermal relief	
REGCAP1	19	Р	Capacitor for internal regulator, connect 10-µF Y5V capacitor to GND	
REGCAP2	17	Р	Capacitor for internal regulator, connect 10-µF Y5V capacitor to GND	
VDD1	4	Р	Power Supply, OUT0 clock port	
VDD2	1	Р	Power Supply, OUT1 clock port	
VDD3	9	Р	Power supply, low-noise clock generator	
VDD4	16	Р	Power supply, low-noise clock generator	
VDD5	18	Р	wer supply, low-noise clock generator	
VDD6	20	Р	Power supply, crystal oscillator input	

(1) G = Ground, I = Input, O = Output, P = Power



# Pin Functions (continued)

	PIN	TYPE <sup>(1)</sup>	DECODINE			
NAME	NO.	IYPE	DESCRIPTION			
DEVICE CONF	DEVICE CONFIGURATION AND CONTROL					
NC	8, 13, 15, 24–32	_	No connection permitted			
OE	7	0	Output enable/shutdown control input (see Table 2)			
OS1	10	0	O Output format select control inputs (see Table 3)			
OS0	11	0	O Output format select control inputs (see Table 3)			
RESET	12	I	Device reset input (active-low) (see Table 4) <sup>(2)</sup>			
CRYSTAL OS	CILLATOR					
XIN	21	I	Parallel resonant crystal input (25 MHz)			
DEVICE OUTF	PUTS					
OSCOUT	23	0	Oscillator output port (25 MHz)			
OUT0N	5	0	Output 0 – negative terminal (100 MHz)			
OUT0P	6	0	Output 0 – positive terminal (100 MHz)			
OUT1N	2	0	Output 1 – negative terminal (100 MHz)			
OUT1P	3	0	Output 1 – positive terminal (100 MHz)			

<sup>(2)</sup> For proper device startup, it is recommended that a capacitor be installed from pin 12 to GND. See Start-Up Time Estimation for more details.



## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
I <sub>IN</sub>	Input current		20	mA
I <sub>OUT</sub>	Output current		50	mA
$V_{DDx}$	Supply voltage (2)	-0.5	4.6	V
V <sub>IN</sub>	Input voltage (3)	-0.5	V <sub>DDx</sub> + 0.5	V
$V_{OUT}$	Output voltage <sup>(3)</sup>	-0.5	$V_{DDx} + 0.5$	V
$T_A$	Operating temperature		85	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Supply voltages must be applied simultaneously.

## 7.2 ESD Ratings

			VALUE	UNIT
.,	Clasticatetic dischause	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	.,
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
$V_{DDX}$	DC power-supply voltage	3	3.3	3.6	V
T <sub>A</sub>	Ambient temperature	-40		85	°C

#### 7.4 Thermal Information

		CDCM9102	
	THERMAL METRIC (1)(2)	RHB (VQFN)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	33.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	25.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	0.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	6.12	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(3)</sup> The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2) 4</sup> x 4 Vias on Pad.



#### 7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
LVCMOS	INPUTS <sup>(1)</sup>				ı
V <sub>IH</sub>	Input high voltage		$0.6 \times V_{DD}$		V
V <sub>IL</sub>	Input low voltage			$0.4 \times V_{DD}$	V
I <sub>IH</sub>	Input high current	V <sub>DD</sub> = 3.6 V, V <sub>IL</sub> = 0 V		200	μΑ
I <sub>IL</sub>	Input low current	V <sub>DD</sub> = 3 V, V <sub>IH</sub> = 3.6 V		-200	μΑ
C <sub>IN</sub>	Input capacitance			8 10	pF
$R_{PU}$	Input pullup resistor			150	kΩ
CRYSTAL	CHARACTERISTICS (XIN)(2)				
f <sub>XTAL</sub>	Crystal input frequency	Fundamental mode		25	MHz
ESR	Effective series resistance of crystal			50	Ω
C <sub>IN</sub>	On-chip load capacitance			8 10	pF
$XTAL_{DL}$	Maximum drive level - XTAL		0.1	1	mW
C <sub>SHUNT</sub>	Maximum shunt capacitance			7	pF
CLOCK O	UTPUT BUFFER (OUTPUT MOD	E = LVPECL) <sup>(3)</sup>			
$V_{OH}$	Output high voltage		V <sub>DD</sub> – 1.18	$V_{DD} - 0.73$	V
$V_{OL}$	Output low voltage		V <sub>DD</sub> – 2	V <sub>DD</sub> - 1.55	V
$ V_{OD} $	Differential output voltage		0.6	1.23	V
$t_{\text{R}}$ and $t_{\text{F}}$	Output rise and fall time	20% to 80%		175	ps
ODC	Output duty cycle		45%	55%	
t <sub>SKEW</sub>	Skew between outputs			20	ps
CLOCK O	UTPUT BUFFER (OUTPUT MOD	E = LVDS) <sup>(4)</sup>			
$ V_{OD} $	Differential output voltage		0.247	0.454	V
$\Delta V_{OD}$	V <sub>OD</sub> magnitude change			50	mV
V <sub>OS</sub>	Common-mode voltage		1.125	1.375	V
$\Delta V_{OS}$	V <sub>OS</sub> magnitude change			50	mV
$t_R$ and $t_F$	Output rise and fall time	20% to 80%		255	ps
ODC	Output duty cycle		45%	55%	
t <sub>SKEW</sub>	Skew between outputs			30	ps
CLOCK O	UTPUT BUFFER (OUTPUT MOD	E = LVCMOS) <sup>(5)</sup>			
$V_{OH}$	Output high voltage	$V_{CC}$ = 3 V to 3.6 V, $I_{OH}$ = -100 $\mu A$	$V_{DD} - 0.5$		V
$V_{OL}$	Output low voltage	$V_{CC}$ = 3 V to 3.6 V, $I_{OH}$ = 100 $\mu A$		0.3	V
t <sub>SLEW</sub>	Output rise/fall slew rate	20% to 80%	2.4		V/ns
ODC	Output duty cycle		45%	55%	
t <sub>SKEW</sub>	Skew between outputs			50	ps

 $<sup>\</sup>begin{array}{lll} \text{(1)} & \text{LVCMOS inputs at } T_A = -40^{\circ}\text{C to }85^{\circ}\text{C} \\ \text{(2)} & \text{Crystal characteristics for external }25 \text{ MHz crystal with } V_{DD} = 3.3 \text{ V}, T_A = -40^{\circ}\text{C to }85^{\circ}\text{C} \\ \text{(3)} & \text{Clock output buffer with output mode} = \text{LVPECL at VDD1, VDD2} = 3.3 \text{ V}; T_A = -40^{\circ}\text{C to }85^{\circ}\text{C} \\ \text{(4)} & \text{Clock output buffer with output mode} = \text{LVDS at VDD1, VDD2} = 3.3 \text{ V}; T_A = -40^{\circ}\text{C to }85^{\circ}\text{C} \\ \text{(5)} & \text{Clock output buffer with output mode} = \text{LVCMOS at VDD1, VDD2} = 3.3 \text{ V}; T_A = -40^{\circ}\text{C to }85^{\circ}\text{C} \\ \end{array}$ 



## 7.6 Timing Requirements

 $f_{OUT} = 100$  MHz,  $V_{DD} = 3.3$  V,  $T_A = 25$ °C, and jitter integration bandwidth between 10 kHz and 20 MHz (unless otherwise noted)

lotou)		
	MIN TYP MAX	UNIT
LVCMOS OUTPUT MODE		
Random jitter	507	fs RMS
Period jitter	24.5	ps pk-pk
LVPECL OUTPUT MODE		
Random jitter	510	fs RMS
Period jitter	20.7	ps pk-pk
LVDS OUTPUT MODE		
Random jitter	533	fs RMS
Period jitter	26.5	ps pk-pk

## 7.7 Typical Characteristics




Figure 1. CDCM9102 Typical Phase Noise Performance (LVPECL Mode)



## 8 Parameter Measurement Information

## 8.1 Test Configurations




Figure 2. LVCMOS Output Test Load




Figure 3. LVCMOS AC Configuration for Device Test




Figure 4. LVPECL DC Configuration for Device Test




Figure 5. LVPECL AC Configuration for Device Test



# **Test Configurations (continued)**




Figure 6. LVDS DC Configuration for Device Test




Figure 7. LVDS AC Configuration for Device Test




### 9 Detailed Description

#### 9.1 Overview

The CDCM9102 is a high-performance PLL that generates 2 copies of commonly-used reference clocks with less than 1-ps RMS jitter from a low-cost crystal.

### 9.2 Functional Block Diagrams



### 9.3 Feature Description

The CDCM9102 includes an on-chip PLL with an on-chip VCO. The PLL blocks consist of a crystal input interface, a phase frequency detector (PFD), a charge pump, an on-chip loop filter, and prescaler and feedback dividers. Completing the CDCM9102 device are the output divider and universal output buffer. The PLL and output divider are pre-programmed to generate 2 copies of 100 MHz in LVCMOS, LVPECL or LVDS format.

The PLL is powered by on-chip, low-dropout (LDO) linear voltage regulators. The regulated supply network is partitioned such that the sensitive analog supplies are powered from separate LDOs rather than the digital supplies which use a separate LDO regulator. These LDOs provide isolation for the PLL from any noise in the external power-supply rail. The REG\_CAP1 and REG\_CAP2 pins should each be connected to ground by 10-µF capacitors to ensure stability.

#### 9.4 Device Functional Modes

#### 9.4.1 Crystal Input (XIN) Interface

The CDCM9102 implements a *Colpitts oscillator*, therefore, one side of the crystal connects to the XIN pin and the other crystal terminal connects to ground. The device requires the use of a fundamental-mode crystal, and the oscillator operates in parallel resonance mode. The correct load capacitance is necessary to ensure that the circuit oscillates properly. The load capacitance comprises all capacitances in the oscillator feedback loop (the capacitances seen between the terminals of the crystal in the circuit). It is important to account for all sources of capacitance when calculating the correct value for the external discrete load capacitance shown in Figure 8.




Figure 8. Configuration of Circuit for CDCM9102 XIN Oscillator



### **Device Functional Modes (continued)**

The CDCM9102 has been characterized with 10-pF parallel-resonant crystals. The input stage of the crystal oscillator in the CDCM9102 is designed to oscillate at the correct frequency for all parallel-resonant crystals with low-pull capability and rated with a load capacitance that is equal to the sum of the on-chip load capacitance at the XIN pin ( $C_{IN} = 10$  pF maximum), crystal stray capacitance, and board parasitic capacitance between the crystal and XIN pin. To minimize stray and parasitic capacitances, minimize the trace distance routed from the crystal to the XIN pin and avoid other active traces and active circuitry in the area of the crystal oscillator circuit. Table 1 lists crystal types that have been evaluated with the CDCM9102.

Table 1. CDCM9102 Crystal Recommendations

MANUFACTURER	PART NUMBER
Vectron	VXC1-1134 25M0000000
Fox	218-3
Saronix	FP2500002

A mismatch of the load capacitance results in a frequency error according to Equation 1.

$$\frac{\Delta f}{f} = \frac{C_S}{2(C_{Lr} + C_O)} \cdot \frac{C_S}{2(C_{La} + C_O)}$$

#### where

- $\Delta f$  is the frequency error required by the application.
- f is the fundamental frequency of the crystal.
- C<sub>S</sub> is the motional capacitance of the crystal. This is a parameter in the data sheet of the crystal.
- C<sub>0</sub> is the shunt capacitance of the crystal. This is a parameter in the data sheet of the crystal.
- C<sub>Lr</sub> is the rated load capacitance of the crystal. This is a parameter in the data sheet of the crystal.
- C<sub>La</sub> is the actual load capacitance implemented on the PCB (C<sub>IN</sub> + stray capacitance + parasitic capacitance + C<sub>L</sub>).

The difference between the rated load capacitance (from the crystal datasheet) and the actual load capacitance ( $C_{La} = C_{IN} + C_{L} + C_{STRAY} + C_{PARASITIC}$ ) should be minimized. A crystal with a low pullability rating (low  $C_{S}$ ) is ideal.

#### Design Example:

Desired frequency tolerance  $\Delta f \le \pm 80$  ppm

Crystal Vendor Parameters:

Intrinsic Frequency Tolerance = ±30 ppm

 $C_0 = 7 \text{ pF (shunt capacitance)}$ 

 $C_S = 10$  fF (motional capacitance)


 $C_{Lr} = 12 pF$  (load capacitance)

Substituting these parameters into Equation 1 yields a maximum value of  $C_{La}$  = 17 pF to achieve the desired  $\Delta f$  (±50 ppm). Recall that  $C_{La}$  =  $C_{IN}$  +  $C_{L}$  +  $C_{STRAY}$  +  $C_{PARASITIC}$  = 8 pF + ( $C_{L}$  +  $C_{STRAY}$  +  $C_{PARASITIC}$ ). Ideally, the load presented to this crystal should be 12 pF; therefore, the sum of ( $C_{L}$  +  $C_{STRAY}$  +  $C_{PARASITIC}$ ) must be less than 9 pF. Stray and parasitic capacitance must be controlled. This is because the Colpitts oscillator is particularly sensitive to capacitance in parallel with the crystal; therefore, good layout practice is essential. TI recommends that the designer extract the stray and parasitic capacitance from the printed-circuit board design tool and adjust  $C_{L}$  accordingly to achieve  $C_{Lr}$  =  $C_{La}$ . In common scenarios, the external load capacitor is often unnecessary; however, TI recommends that pads be implemented to accommodate an external load capacitor so that the ppm error can be minimized.

## 9.4.2 Interfacing between LVPECL and HCSL (PCI Express)

Certain PCI Express applications require HCSL signaling. Because the common-mode voltage for LVPECL and HCSL are different, applications requiring HCSL signaling must use AC-coupling as shown in Figure 9. The  $150-\Omega$  resistors ensure proper biasing of the CDCM9102 LVPECL output stage. The  $471-\Omega$  and  $56-\Omega$  resistor network biases the HCSL receiver input stage.





C<sub>IN</sub> = 8 pF (typical), 10 pF (maximum); see *Electrical Characteristics*.

Figure 9. Interfacing Between LVPECL and HCSL

## 9.5 Programming

Table 2 and Table 3 list the pin controls and pin configurations of the CDCM9102 output. Table 4 lists the device reset.

## 9.5.1 Device Configuration

Table 2. CDCM9102 Pin Control of Output Enable

OE (Pin 7)	MODE	DEVICE CORE	OUTPUT
0	Power down	Power down	Hi-Z
1	Normal	Active	Active

Table 3. CDCM9102 Pin Configuration of Output Type

CONTRO	L PINS	OUTPUT MODE
OS1 (Pin 10)	OS0 (Pin 11)	OUTPOT MODE
0	0	LVCMOS, OSCOUT = OFF
0	1	LVDS, OSCOUT = OFF
1	0	LVPECL, OSCOUT = OFF
1	1	LVPECL, OSCOUT = ON

Table 4. CDCM9102 Device Reset

RESET (Pin 12)	OPERATING MODE	DEVICE OUTPUTS		
0	Device reset	Hi-Z		
0 → 1	Clock generator calibration	Hi-Z		
1	Normal	Active		



# 10 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

## 10.1.1 Start-Up Time Estimation

The CDCM9102 contains a low-noise clock generator that calibrates to an optimal operating point at device power up. To ensure proper device operation, the oscillator must be stable before the low-noise clock generator calibration procedure. Quartz-based oscillators can take up to 2 ms to stabilize; therefore, TI recommends that the application ensure that the RESET pin is de-asserted at least 5 ms after the power supply has finished ramping. This can be accomplished by controlling the RESET pin directly, or by applying a 47-nF capacitor to ground on the RESET pin (this provides a delay because the RESET pin includes a 150-k $\Omega$  pullup resistor.

The CDCM9102 start-up time can be estimated based on parameters defined in Table 5 and graphically shown in Figure 10.

Table 5. CDCM9102 Start-Up Time Depe	endencies
--------------------------------------	-----------

PARAMETER	DEFINITION	DESCRIPTION	FORMULA OR METHOD OF DETERMINATION
t <sub>REF</sub>	Reference clock period	The reciprocal of the applied reference frequency in seconds	$t_{REF} = \frac{1}{f_{REF}} = 0.04 \mu s$
t <sub>pul</sub>	Power-up time (low limit)	Power-supply rise time to low limit of power- on-reset trip point	Time required for power supply to ramp to 2.27 V
t <sub>puh</sub>	Power-up time (high limit)	Power supply rise time to high limit of power- on-reset trip point	Time required for power supply to ramp to 2.64 V
t <sub>rsu</sub>	Reference start-up time	After POR releases, the Colpitts oscillator is enabled. This start-up time is required for the oscillator to generate the requisite signal levels for the delay block to be clocked by the reference input.	500 μs best case and 800 μs worst case (for a crystal input)
t <sub>delay</sub>	Delay time	Internal delay time generated from the reference clock. This delay provides time for the reference oscillator to stabilize.	t <sub>delay</sub> = 16,384 × t <sub>REF</sub> = 655 μs
t <sub>VCO_CAL</sub>	VCO calibration time	VCO calibration time generated from the reference clock. This process selects the operating point for the VCO based on the PLL settings.	$t_{VCO\_CAL} = 550 \times t_{REF} = 22 \mu s$
t <sub>PLL_LOCK</sub>	PLL lock time	Time requried for PLL to lock within ±10 ppm of f <sub>REF</sub>	The PLL settles in 12.5 μs






Figure 10. CDCM9102 Start-Up Time Dependencies

The CDCM9102 start-up time limits, t<sub>MAX</sub> and t<sub>MIN</sub>, can now be calculated with Equation 2 and Equation 3.

$$t_{MAX} = t_{puh} + t_{rsu} + t_{delay} + t_{VCO\_CAL} + t_{PLL\_LOCK}$$
 (2)

$$t_{MIN} = t_{pul} + t_{rsu} + t_{delay} + t_{VCO\_CAL} + t_{PLL\_LOCK}$$
(3)

#### 10.1.2 Output Termination

The CDCM9102 is a 3.3-V clock driver which has the following options for the output type: LVPECL, LVDS, and LVCMOS.

#### 10.1.3 LVPECL Termination

The CDCM9102 is an open emitter for LVPECL outputs. Therefore, proper biasing and termination is required to ensure correct operation of the device and to optimize signal integrity. The proper termination for LVPECL is  $50~\Omega$  to (Vcc-2) V but this DC voltage is not readily available on a board. Thus a Thevenin's equivalent circuit is worked out for the LVPECL termination in both direct-coupled (DC) and AC-coupled cases, as shown in Figure 11 and Figure 12. TI recommends placing all resistive components close to either the driver end or the receiver end. If the supply voltages of the driver and receiver are different, AC coupling is required.




Figure 11. LVPECL Output Termination (DC-Coupled)






Figure 12. LVPECL Output Termination (AC-Coupled)

#### 10.1.4 LVDS Termination

The proper LVDS termination for signal integrity over two  $50-\Omega$  lines is  $100~\Omega$  between the outputs on the receiver end. Either a direct-coupled (dc) termination or ac-coupled termination can be used for LVDS outputs, as shown in Figure 13 and Figure 14. TI recommends placing all resistive components close to either the driver end or the receiver end. If the supply voltages of the driver and receiver are different, AC coupling is required.




Figure 13. LVDS Output Termination (DC Coupled)




Figure 14. LVDS Output Termination (AC Coupling)

#### 10.1.5 LVCMOS Termination

Series termination is a common method to maintain the signal integrity for LVCMOS drivers, if connected to a receiver with a high-impedance input. For series termination, a series resistor, Rs, is placed close to the driver, as shown in Figure 15. The sum of the driver impedance and Rs should be close to the transmission-line impedance, which is usually 50  $\Omega$ . Because the LVCMOS driver in the CDCM9102 has an impedance of 30  $\Omega$ , TI recommends Rs be 22  $\Omega$  to maintain proper signal integrity.




Figure 15. LVCMOS Output Termination

#### 10.1.6 PCI Express Applications

Texas Instruments offers a complete clock solution for PCI Express applications. The CDCUN1208LP can be used to fan out reference clock generated by the CDCM9102 as shown in Figure 16.




Figure 16. Clock Solution for PCIE Express Applications

## 10.2 Typical Application




Figure 17. CDCM9102 Typical Application Example

#### 10.2.1 Design Requirements

Consider a typical wired communications application, like a top-of-rack switch, which needs to clock PCI Express Gen 2 or 3 PHYs. For such asynchronous systems, the reference input can be a crystal. In such systems, the clocks are expected to be available upon power up without the need for any device-level programming. An example of clock input and output requirements is shown below:

- Clock Input:
  - 25-MHz crystal
- Clock Outputs:
  - 2x 100 MHz clock for PCI Express Gen 3 (8 GT/s), LVPECL

See *Detailed Design Procedure* for how to generate the required output frequencies for this application using the CDCM9102.



## **Typical Application (continued)**

#### 10.2.2 Detailed Design Procedure

Design of all aspects of the CDCM61004 is quite involved and software support is available to assist in part selection and phase noise simulation. This design procedure will give a quick outline of the process.

#### 1. Device Selection

- The first step is to calculate the VCO frequency given the required output frequency. The device must be able to produce the VCO frequency that can be divided down to the required output frequency.
- The WEBENCH Clock Architect Tool from TI will aid in the selection of the right device that meets the customer's output frequencies and format requirements.

### 2. Device Configuration

 The WEBENCH Clock Architect Tool attempts to maximize the phase detector frequency, use smallest dividers, and maximizes PLL bandwidth.

#### 10.2.2.1 Device Selection

Use the WEBENCH Clock Architect Tool. Enter the required frequencies and formats into the tool. To use this device, find a solution using the CDCM9102.

#### 10.2.2.1.1 Calculation Using LCM

In this example, the valid VCO frequency for CDCM9102 is 1.8 GHz.

#### 10.2.2.2 Device Configuration

For this example, when using the WEBENCH Clock Architect Tool, the reference would have been manually entered as 25 MHz according to input frequency requirements. Enter the desired output frequencies and click on Generate Solutions. Select CDCM9102 from the solution list.

From the simulation page of the WEBENCH Clock Architect Tool, it can be seen that to maximize phase detector frequencies, the N divider is set to 24 and prescaler divider is set to 3. This results in a VCO frequency of 1.8 GHz. The output divider is set to 6. At this point the design meets all input and output frequency requirements and simulate performance on the clock outputs. Figure 18 shows the typical phase noise plot of the 100 MHz LVPECL output.



## **Typical Application (continued)**

## 10.2.3 Application Curve




Figure 18. Typical Phase Noise Plot of 100 MHz LVPECL Output



## 11 Power Supply Recommendations

 $T_A = -40$ °C to 85°C, VDDx = 3.3 V, OE = 1, values represent cumulative current/power on all VDDx pins.

			•	
BLOCK	CONDITION	CURRENT (mA)	DEVICE POWER (mW)	EXTERNAL RESISTOR POWER (mW)
Entire device, core current		85	280	
	LVPECL	28	42.4	50
Output Buffers	LVDS	20	66	
	LVCMOS	$V \times f_{\text{out}} \times (C_L + 20 \times 10^{-12}) \times 10^3$	$V^2 \times f_{out} \times (C_L + 20 \times 10^{-12}) \times 10^3$	

**Table 6. Device Current Consumption** 

### 11.1 Thermal Management

To ensure optimal performance and reliability, good thermal design practices are important when using the CDCM9102. Die temperature should be limited to a maximum of 125°C. That is, as an estimate,  $T_A$  (ambient temperature) plus device power consumption times  $R_{BJA}$  should not exceed 125°C.

The device package has an exposed pad that provides the primary heat removal path as well as an electrical grounding to the printed circuit board (PCB). To maximize the removal of heat from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package. A recommended land and via pattern is shown in Figure 19.




Figure 19. Recommended PCB Layout for CDCM9102

#### 11.2 Power Supply Filtering

PLL-based frequency synthesizers are very sensitive to noise on the power supply, which can dramatically increase the jitter of the PLL. This is especially true for analog-based PLLs. Thus, it is essential to reduce noise from the system power supply, especially when jitter/phase noise is very critical to applications. A PLL has attenuated jitter due to power supply noise at frequencies beyond the PLL bandwidth due to attenuation by the loop response.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the very low-impedance path for high-frequency noise and guard the power supply system against induced fluctuations. The bypass capacitors also provide a source of instantaneous current as required by the device output stages. Therefore, bypass capacitors must have low ESR. To properly use the bypass capacitors, they must be placed very close to the power supply pins and must be laid out with short loops to minimize inductance.

Figure 20 shows a general recommendation for decoupling the power supply. The CDCXM9102 power supplies fall into one of two categories: analog supplies (VDD3, VDD4, and VDD5), and input/output supplies (VDD1, VDD2, and VDD6). Short the analog supplies together to form the analog supply node; likewise, short the input/output supplies together to form the I/O supply node. Isolate the analog node from the PCB power supply and I/O node by inserting a ferrite bead. This helps isolate the high-frequency switching noises generated by the clock drivers and I/O from the sensitive analog supply node. Choosing an appropriate ferrite bead with low dc resistance is important, as it is imperative to maintain a voltage at the power-supply pin of the CDCM9102 that is over the minimum voltage needed for its proper operation.



### **Power Supply Filtering (continued)**




Figure 20. CDCM9102 Power Supply Decoupling - Power Pin Bypass Concept

## 12 Layout

## 12.1 Layout Guidelines

The CDCM9102 is a high-performance device; therefore, pay careful attention to device configuration and printed-circuit board layout with respect to power consumption. Observing good thermal layout practices enables the thermal pad on the backside of the 32-pin VQFN package to provide a good thermal path between the die contained within the package and the ambient air. This thermal pad also serves as the ground connection the device; therefore, a low inductance connection to the ground plane is essential.

## 12.2 Layout Example

Figure 21 shows a general recommendation of PCB layout with the CDCM9102 that ensures good system-level thermal reliability.




Figure 21. Recommended PCB Layout



#### 13 器件和文档支持

#### 13.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.2 商标

E2E is a trademark of Texas Instruments.

PCI Express is a trademark of PCI-SIG.

All other trademarks are the property of their respective owners.

## 13.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 23-Apr-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCM9102RHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	CDCM 9102	Samples
CDCM9102RHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	CDCM 9102	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-Apr-2022

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CDCM9102RHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
L	CDCM9102RHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCM9102RHBR	VQFN	RHB	32	3000	356.0	356.0	35.0
CDCM9102RHBT	VQFN	RHB	32	250	210.0	185.0	35.0

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司