

SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004

#### **FEATURES**

FEATURES	DGG OR DL	DACKACE
<ul> <li>Member of the Texas Instruments Widebus™ Family</li> </ul>	(TOP )	
• Operates From 1.65 V to 3.6 V		56] <u>OEB</u>
<ul> <li>Max t<sub>pd</sub> of 4.8 ns at 3.3 V</li> </ul>	CLKEN1B	55 CLKENA2
• ±24-mA Output Drive at 3.3 V	2B3 🛛 3	54 <b>[</b> 2B4
<ul> <li>B-Port Outputs Have Equivalent 26-Ω Series</li> </ul>	GND 4	53 GND
Resistors, So No External Resistors Are	2B2 5	52 2B5
Required	2B1 [] 6	51 2B6
Bus Hold on Data Inputs Eliminates the Need		50 V <sub>CC</sub>
for External Pullup/Pulldown Resistors	A1 [] 8 A2 [] 9	49 2B7 48 2B8
Latch-Up Performance Exceeds 250 mA Per	A2 [] 9 A3 [] 10	48 U 2B8 47 U 2B9
JESD 17	GND 11	46 GND
ESD Protection Exceeds JESD 22	A4 [] 12	45 2B10
	A5 113	44 2B11
– 2000-V Human-Body Model (A114-A)	A6 114	43 2B12
– 200-V Machine Model (A115-A)	A7 115	42 1 1B12
	A8 116	41 <b>1</b> 1B11
DESCRIPTION/ORDERING INFORMATION	A9 🚺 17	40 <b>[</b> 1B10
This 12-bit to 24-bit registered bus exchanger is	GND 🛛 18	39 🛛 GND
designed for 1.65-V to 3.6-V V <sub>CC</sub> operation.	A10 🚺 19	38 <b>]</b> 1B9
The SN74ALVCH162268 is used for applications in	A11 🚺 20	37 🛛 1B8
which data must be transferred from a narrow	A12 🛛 21	36 <b>[</b> 1B7
high-speed bus to a wide, lower-frequency bus.	V <sub>CC</sub> [] 22	35 🛛 V <sub>CC</sub>
The device provides synchronous data exchange	1B1 🛛 23	34 <b>[</b> ] 1B6
between the two ports. Data is stored in the internal	1B2 🛛 24	33 <b>]</b> 1B5
registers on the low-to-high transition of the clock	GND 25	32 GND
(CLK) input when the appropriate clock-enable	1B3 26	31 ] 1B4
(CLKEN) inputs are low. The select (SEL) line is		
synchronous with CLK and selects 1B or 2B input data for the A outputs.	SEL [28	29]CLK

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables (OEA, OEB). These control terminals are registered, so bus direction changes are synchronous with CLK.

The B outputs, which are designed to sink up to 12 mA, include equivalent 26- $\Omega$  resistors to reduce overshoot and undershoot.

T <sub>A</sub>	T <sub>A</sub> PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP - DL	Tube	SN74ALVCH162268DL	ALVCH162268	
	550P - DL	Tape and reel	SN74ALVCH162268DLR	- ALVCH102200	
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVCH162268GR	ALVCH162268	
	VFBGA - GQL	Tana and soal	SN74ALVCH162268KR	V/LI22C0	
	VFBGA - ZQL (Pb-free)	- Tape and reel	74ALVCH162268ZQLR	VH2268	

#### **ORDERING INFORMATION**

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at (1) www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.



SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004

### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible, and  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to  $\overline{OE}$  being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

#### GQL OR ZQL PACKAGE (TOP VIEW)

A 000000 B 000000 C 000000 D 000000 E 000000 F 000000 G 000000 H 000000
<ul> <li>C ○ ○ ○ ○ ○ ○ ○</li> <li>D ○ ○ ○ ○ ○ ○ ○</li> <li>E ○ ○ ○ ○ ○ ○</li> <li>F ○ ○ ○ ○ ○ ○</li> <li>G ○ ○ ○ ○ ○ ○ ○</li> <li>H ○ ○ ○ ○ ○ ○ ○</li> </ul>
D 0 0 0 0 0 0 0 E 0 0 0 0 0 F 0 0 0 0 0 0 G 0 0 0 0 0 0 0 H 0 0 0 0 0 0 0
E 00 00 F 00 00 G 000000 H 000000
F         O O         O O           G         O O O O O O         O           H         O O O O O O         O
с с с с с с с с с с с с с с
н ососос
1 000000
KOCCCCC

#### **TERMINAL ASSIGNMENTS**

	1	2	3	4	5	6
Α	2B3	CLKEN1B	OEA	OEB	CLKENA2	2B4
В	2B1	2B2	GND	GND	2B5	2B6
С	A2	A1	V <sub>CC</sub>	V <sub>CC</sub>	2B7	2B8
D	A4	A3	GND	GND	2B9	2B10
Ε	A6	A5			2B11	2B12
F	A7	A8			1B11	1B12
G	A9	A10	GND	GND	1B9	1B10
н	A11	A12	$V_{CC}$	V <sub>CC</sub>	1B7	1B8
J	1B1	1B2	GND	GND	1B5	1B6
Κ	1B3	CLKEN2B	SEL	CLK	CLKENA1	1B4

SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004

#### **FUNCTION TABLES**

#### **OUTPUT ENABLE**

I	NPUTS	6	OUTPUTS				
CLK	CLK OEA OEB		Α	1B, 2B			
$\uparrow$	Н	Н	Z	Z			
$\uparrow$	н	L	Z	Active			
$\uparrow$	L	н	Active	Z			
$\uparrow$	L	L	Active	Active			

#### A-TO-B STORAGE ( $\overline{OEB} = L$ )

	INPUTS							
CLKENA1	CLKENA1 CLKENA2		Α	1B	2B			
Н	Н	Х	Х	1B <sub>0</sub> <sup>(1)</sup>	2B <sub>0</sub> <sup>(1)</sup>			
L	L	$\uparrow$	L	L <sup>(2)</sup>	Х			
L	L	$\uparrow$	н	H <sup>(2)</sup>	Х			
х	L	$\uparrow$	L	Х	L			
х	L	$\uparrow$	н	Х	Н			

(1) Output level before the indicated steady-state input conditions were established

(2) Two CLK edges are needed to propagate data.

	INPUTS								
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	Α			
Н	Х	Х	Н	Х	Х	A <sub>0</sub> <sup>(1)</sup>			
х	Н	Х	L	Х	Х	A <sub>0</sub> <sup>(1)</sup>			
L	L	$\uparrow$	Н	L	Х	L			
L	L	$\uparrow$	Н	Н	Х	Н			
Х	L	$\uparrow$	L	Х	L	L			
Х	L	$\uparrow$	L	Х	Н	Н			


### B-TO-A STORAGE ( $\overline{OEA} = L$ )

(1) Output level before the indicated steady-state input conditions were established

SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004



LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG and DL packages.



SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004

#### **ABSOLUTE MAXIMUM RATINGS**<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
V	Except I/O ports <sup>(2)</sup>		-0.5	4.6	V
VI	Input voltage range	I/O ports <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	v
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each $V_{CC}$ or GN	1D		±100	mA
		DGG package		64	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DL package		56	°C/W
		GQL/ZQL package		42	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(2) The input negative-voltage and output voltage(3) This value is limited to 4.6 V, maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004



### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT		
V <sub>CC</sub>	Supply voltage		1.65	3.6	V		
		$V_{CC}$ = 1.65 V to 1.95 V	$0.65 \times V_{CC}$				
V <sub>IH</sub>	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V		
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current (A port) High-level output current (B port) Low-level output current (A port) Low-level output current (B port)	$V_{CC}$ = 2.7 V to 3.6 V	2				
		$V_{CC}$ = 1.65 V to 1.95 V		$0.35 \times V_{CC}$			
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V		
		$V_{CC} = 2.7 \text{ V} \text{ to } 3.6 \text{ V}$		0.8			
VI	Input voltage		0	V <sub>CC</sub>	V		
Vo	Output voltage		0	V <sub>CC</sub>	V		
		V <sub>CC</sub> = 1.65 V		-4			
VI	High-level output current (A port)	$V_{CC} = 2.3 V$		-12			
	Hign-level output current (A port)	V <sub>CC</sub> = 2.7 V		-12			
		$V_{CC} = 3 V$		-24	mA		
		V <sub>CC</sub> = 1.65 V		-2	mA		
	Link lovel extract extract (Direct)	$V_{CC} = 2.3 V$		-6			
	High-level output current (B port)	$V_{CC} = 2.7 V$		-8			
		$V_{CC} = 3 V$		-12			
		V <sub>CC</sub> = 1.65 V		4			
		V <sub>CC</sub> = 2.3 V		12			
	Low-level output current (A port)	$V_{CC} = 2.7 V$		12			
		$V_{CC} = 3 V$		24			
I <sub>OL</sub>		V <sub>CC</sub> = 1.65 V		2	mA		
		V <sub>CC</sub> = 2.3 V	6				
	Low-level output current (B port)	V <sub>CC</sub> = 2.7 V		8			
		$V_{CC} = 3 V$		12			
Δt/Δv	Input transition rise or fall rate			10	ns/V		
T <sub>A</sub>	Operating free-air temperature		-40	85	°C		

(1) All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2			
			1.65 V	1.2			
			2.3 V	2			
	A port		2.3 V	1.7			
		I <sub>OH</sub> = -12 mA	2.7 V	2.2			
			3 V	2.4			
		I <sub>OH</sub> = -24 mA	3 V	2			
√он			1.65 V to 3.6 V	V <sub>CC</sub> - 0.2			V
			1.65 V	1.2			
			2.3 V	1.9			
1	B port		2.3 V	1.7			
		I <sub>OH</sub> = -6 mA	3 V	2.4			
		I <sub>OH</sub> = -8 mA	2.7 V	2			
			3 V	2			
			1.65 V to 3.6 V			0.2	
			1.65 V			0.45	
	A port					0.4	
4			2.3 V			0.7	
		$I_{OL} = 12 \text{ mA}$	2.7 V			0.4	
		I <sub>OL</sub> = 24 mA	3 V			0.55	
V <sub>OL</sub>			1.65 V to 3.6 V			0.2	V
			1.65 V			0.45	
		$I_{OL} = 4 \text{ mA}$	2.3 V			0.4	
1	B port		2.3 V			0.55	
		$I_{OL} = 6 \text{ mA}$	3 V			0.55	
		I <sub>OL</sub> = 8 mA	2.7 V			0.6	
		$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	0.8				
1			3.6 V			±5	μA
				25			
		V <sub>1</sub> = 1.07 V	1.65 V	-25			
A port         I           VOH         B port         I           A port         I           A port         I           I         I           A port         I           I         I			45				
		V <sub>1</sub> = 1.7 V	2.3 V	-45			μA
( )		V <sub>1</sub> = 0.8 V	- N/	75			
	$ \begin{tabular}{ c                                   $		1				
		$V_1 = 0$ to 3.6 V <sup>(2)</sup>	3.6 V			±500	
oz <sup>(3)</sup>			3.6 V			±10	μA
						40	μA
			3 V to 3.6 V			750	μA
	Control inputs				3.5		pF
							pF

(1)

All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current. (3)

SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004

#### TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			$V_{CC}$ = 2.5 V ± 0.2 V				V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency			120		125		150	MHz
t <sub>w</sub>	Pulse duration, CLK	high or low	3.3		3.3		3.3		ns
		A data before CLK1	4.5		4		3.4		
		B data before CLK1	0.8		1.2		1		
	Setup time	SEL before CLK1	1.4		1.6		1.3		ns
t <sub>su</sub>		CLKENA1 or CLKENA2 before CLK1	3.6		3.4		2.8		
		CLKEN1B or CLKEN2B before CLK1	3.2		3		2.5		
		OE before CLK↑	4.2		3.9		3.2		
		A data after CLK↑	0		0		0.2		
		B data after CLK↑	1.3		1.2		1.3		
t <sub>h</sub>	Hold time	SEL after CLK↑	1		1		1		ns
		CLKENA1 or CLKENA2 after CLK1	0.1		0.1		0.4		
		CLKEN1B or CLKEN2B after CLK <sup>↑</sup>	0.1		0		0.5		
		OE after CLK↑	0		0		0.2		

TEXAS

STRUMENTS www.ti.com

#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTBUT)	V <sub>CC</sub> = 1.8 V	c = 1.8 V V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
		(OUTPUT)	ТҮР	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>				120		125		150		MHz
		В	8	1.6	6.1		5.9	1.8	5.4	
	CLK	A (1B)	8	1.6	5.8		5.4	1.7	4.8	~~~
t <sub>pd</sub>	CLK	A (2B)	8	1.6	5.8		5.3	1.8	4.8	ns
		A (SEL)	11	2.5	7.3		6.5	2.4	5.8	
		В	12	2.7	7.2		6.8	2.6	6.1	
t <sub>en</sub> CLK	A	9	2	6.2		5.6	1.8	5.1	ns	
	В	10	2.8	7.2		6.1	2.5	5.9		
t <sub>dis</sub>	CLK	А	9	2	6.5		5.4	2.1	5	ns

### **OPERATING CHARACTERISTICS**


 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
<u> </u>	Dower dissinction conscitutes	Outputs enabled	C = 50  pc  f = 10  MHz	87	120	۶Ē
C <sub>pd</sub>	Power dissipation capacitance	Outputs disabled	C <sub>L</sub> = 50 pF, f = 10 MHz	80.5	118	р⊢




SCES018L-AUGUST 1995-REVISED SEPTEMBER 2004

#### PARAMETER MEASUREMENT INFORMATION




TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	М	INPUT		V	v	6	R.	v	
	V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	C∟	RL	$V_{\Delta}$	
1.	$8 \text{ V} \pm 0.15 \text{ V}$	V <sub>CC</sub>	≤ <b>2</b> ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V	
2	$1.5 \text{ V} \pm 0.2 \text{ V}$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V	
	2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V	
3	$3.3 \text{ V} \pm 0.3 \text{ V}$	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V	



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Ω</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.





10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALVCH162268DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162268	Samples
SN74ALVCH162268GR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162268	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020

# PACKAGE MATERIALS INFORMATION

**P1** 

(mm)

12.0

K0 (mm)

1.8

w

(mm)

24.0

Pin1

Quadrant

Q1


Texas Instruments

SN74ALVCH162268GR

TSSOP

www.ti.com

#### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



330.0

24.4

8.6

15.6

All dimensions are nominal								
Device	•	Package Drawing		Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	

56

2000

DGG



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH162268GR	TSSOP	DGG	56	2000	367.0	367.0	45.0



www.ti.com

5-Jan-2022

### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ALVCH162268DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



# **PACKAGE OUTLINE**

# **DGG0056A**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# DGG0056A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0056A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated