- **Controlled Baseline** 
  - One Assembly/Test Site, One Fabrication
- **Extended Temperature Performance of up** to -40°C to 105°C
- **Enhanced Diminishing Manufacturing** Sources (DMS) Support
- **Enhanced Product-Change Notification**
- Qualification Pedigree†
- **Highest-Performance Fixed-Point DSPs** 
  - 1.67-/1.39-/1.17-/1-ns Instruction Cycle
  - 600-/720-/850-MHz, 1-GHz Clock Rate
  - Eight 32-Bit Instructions/Cycle
  - Twenty-Eight Operations/Cycle
  - 4800, 5760, 6800, 8000 MIPS
  - Fully Software-Compatible With C62x™
  - C6414/15/16 Devices Pin-Compatible
- VelociTI.2™ Extensions to VelociTI™ **Advanced Very-Long-Instruction-Word** (VLIW) TMS320C64x™ DSP Core
  - Eight Highly Independent Functional Units With VelociTI.2™ Extensions
  - Non-Aligned Load-Store Architecture
  - 64 32-Bit General-Purpose Registers
  - Instruction Packing Reduces Code Size
  - All Instructions Conditional
- - Supports Over 833 7.95-Kbps AMR
  - Programmable Code Parameters
- **TCP** 
  - Supports up to 10 2-Mbps or 60 384-Kbps 3GPP (6 Iterations)
  - Programmable Turbo Code and **Decoding Parameters**
- L1/L2 Memory Architecture
  - 128K-Bit (16K-Byte) L1P Program Cache (Direct Mapped)
  - 128K-Bit (16K-Byte) L1D Data Cache (2-Way Set-Associative)
  - 8M-Bit (1024K-Byte) L2 Unified Mapped RAM/Cache (Flexible Allocation)

- **Two External Memory Interfaces (EMIFs)** 
  - One 64-Bit (EMIFA), One 16-Bit (EMIFB)
  - Glueless Interface to Asynchronous **Memories and Synchronous Memories**
  - 1280M-Byte Total Addressable External **Memory Space**
- **Instruction Set Features** 
  - Byte-Addressable (8-/16-/32-/64-Bit Data)
  - 8-Bit Overflow Protection
  - Bit-Field Extract, Set, Clear
  - Normalization, Saturation, Bit-Counting
  - VelociTl.2™ Increased Orthogonality
- **Enhanced Direct-Memory-Access (EDMA) Controller (64 Independent Channels)**
- **Host-Port Interface (HPI)** 
  - User-Configurable Bus Width (32-/16-Bit)
- 32-Bit/33-MHz. 3.3-V PCI Master/Slave **Interface Conforms to PCI Specification 2.2** 
  - Three PCI Bus Address Registers
  - Four-Wire Serial EEPROM Interface
  - PCI Interrupt Request Under DSP **Program Control**
  - DSP Interrupt Via PCI I/O Cycle
- **Three Multichannel Buffered Serial Ports** 
  - Direct Interface to T1/E1, MVIP, SCSA **Framers**
  - Up to 256 Channels Each
  - ST-Bus-Switching-, AC97-Compatible
  - Serial Peripheral Interface (SPI) Compatible (Motorola™)
- **Three 32-Bit General-Purpose Timers**
- UTOPIA [C6416T]
  - UTOPIA Level 2 Slave ATM Controller
  - 8-Bit Transmit and Receive Operations up to 50 MHz per Direction
  - User-Defined Cell Format up to 64 Bytes
- 16 General-Purpose I/O (GPIO) Pins
- IEEE-1149.1 (JTAG‡) **Boundary-Scan-Compatible**
- 532-Pin Ball Grid Array (BGA) Package (GLZ Suffix), 0,8-mm Ball Pitch



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

C62x, VelociTI.2, VelociTI, and TMS320C64x are trademarks of Texas Instruments. Motorola is a trademark of Motorola, Inc.

† Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST. electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

FIEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

NSTRUMENTS

# SM32C6416T-EP FIXED-POINT DIGITAL SIGNAL PROCESSOR


SGUS056A - MARCH 2005 - REVISED FEBRUARY 2006

GLZ BGA package (bottom view)	reset
description	absolute maximum ratings over operating case temperature range
device compatibility	recommended operating conditions 7
functional block and CPU (DSP core) diagram	electrical characteristics over recommended ranges of supply voltage and operating case temperature . 7
memory map summary	recommended clock and control signal transition behavior
peripheral register descriptions	parameter measurement information
interrupt sources and interrupt selector	input and output clocks
signal groups description	asynchronous memory timing 79
device configurations	programmable synchronous interface timing 8
multiplexed pins	synchronous DRAM timing
debugging considerations	HOLD/HOLDA timing
terminal functions	BUSREQ timing
development support	reset timing
device support 59	external interrupt timing
clock PLL 61	host-port interface (HPI) timing
general-purpose input/output (GPIO)	peripheral component interconnect (PCI) timing 10 multichannel buffered serial port (McBSP) timing 11
power-down mode logic	UTOPIA slave timing
power-supply sequencing	timer timing
power-supply decoupling	general-purpose input/output (GPIO) port timing 12
IEEE 1149.1 JTAG compatibility statement 68	JTAG test-port timing
EMIF device speed	mechanical data



### **GLZ BGA package (bottom view)**

# GLZ 532-PIN BALL GRID ARRAY (BGA) PACKAGE (BOTTOM VIEW)



1 3 5 7 9 11 13 15 17 19 21 23 25 2 4 6 8 10 12 14 16 18 20 22 24 26

# SM32C6416T-EP FIXED-POINT DIGITAL SIGNAL PROCESSOR

SGUS056A - MARCH 2005 - REVISED FEBRUARY 2006

#### description

The TMS320C64x<sup>™</sup> DSPs) (including the SM32C64xT devices) are the highest-performance fixed-point DSP generation in the TMS320C6000<sup>™</sup> DSP platform. The TMS320C64x<sup>™</sup> (C64x<sup>™</sup>) device is based on the second-generation high-performance, advanced VelociTI<sup>™</sup> very-long-instruction-word (VLIW) architecture (VelociTI.2<sup>™</sup>) developed by Texas Instruments (TI), making these DSPs an excellent choice for wireless infrastructure applications. The C64x<sup>™</sup> is a code-compatible member of the C6000<sup>™</sup> DSP platform.

With performance of up to 8000 million instructions per second (MIPS) at a clock rate of 1 GHz, the C64x devices offer cost-effective solutions to high-performance DSP programming challenges. The C64x DSPs possess the operational flexibility of high-speed controllers and the numerical capability of array processors. The C64x<sup>™</sup> DSP core processor has 64 general-purpose registers of 32-bit word length and eight highly independent functional units—two multipliers for a 32-bit result and six arithmetic logic units (ALUs)— with VelociTI.2<sup>™</sup> extensions. The VelociTI.2<sup>™</sup> extensions in the eight functional units include new instructions to accelerate the performance in key applications and extend the parallelism of the VelociTI<sup>™</sup> architecture. The C64x can produce four 16-bit multiply-accumulates (MACs) per cycle for a total of 4000 million MACs per second (MMACS), or eight 8-bit MACs per cycle for a total of 8000 MMACS. The C64x DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals similar to the other C6000<sup>™</sup> DSP platform devices.

The C6416T device has two high-performance embedded coprocessors [Viterbi Decoder Coprocessor (VCP) and Turbo Decoder Coprocessor (TCP)] that significantly speed up channel-decoding operations on-chip. The VCP operating at CPU clock divided-by-4 can decode over 833 7.95-Kbps adaptive multi-rate (AMR) [K = 9, R = 1/3] voice channels. The VCP supports constraint lengths K = 5, 6, 7, 8, and 9, rates R = 1/2, 1/3, and 1/4, and flexible polynomials, while generating hard decisions or soft decisions. The TCP operating at CPU clock divided-by-2 can decode up to sixty 384-Kbps or ten 2-Mbps turbo encoded channels (assuming 6 iterations). The TCP implements the max\*log-map algorithm and is designed to support all polynomials and rates required by Third-Generation Partnership Projects (3GPP and 3GPP2), with fully programmable frame length and turbo interleaver. Decoding parameters such as the number of iterations and stopping criteria are also programmable. Communications between the VCP/TCP and the CPU are carried out through the EDMA controller.

The C64x uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 128K-bit direct mapped cache and the Level 1 data cache (L1D) is a 128K-bit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of an 8M-bit memory space that is shared between program and data space. L2 memory can be configured as mapped memory or combinations of cache (up to 256K bytes) and mapped memory. The peripheral set includes three multichannel buffered serial ports (McBSPs); an 8-bit Universal Test and Operations PHY Interface for Asynchronous Transfer Mode (ATM) Slave [UTOPIA Slave] port; three 32-bit general-purpose timers; a user-configurable 16-bit or 32-bit host-port interface (HPI16/HPI32); a peripheral component interconnect (PCI); a general-purpose input/output port (GPIO) with 16 GPIO pins; and two glueless external memory interfaces (64-bit EMIFA and 16-bit EMIFB<sup>†</sup>), both of which are capable of interfacing to synchronous and asynchronous memories and peripherals.

The C64x has a complete set of development tools which includes: an advanced C compiler with C64x-specific enhancements, an assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

TMS320C6000, C64x, and C6000 are trademarks of Texas Instruments.

Windows is a registered trademark of the Microsoft Corporation.

Other trademarks are the property of their respective owners.

† These C64x<sup>™</sup> devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.



#### device characteristics

Table 1 provides an overview of the C6416T DSP. The table shows significant features of the C64x devices, including the capacity of on-chip RAM, the peripherals, the CPU frequency, and the package type with pin count.

Table 1. Characteristics of the C6416T Processor

HARD	OWARE FEATURES	C6416T (600, 720 MHz)	C6416T (850 MHz, 1 GHz)
	EMIFA (64-bit bus width) (default clock source = AECLKIN)	1	1
Peripherals	EMIFB (16-bit bus width) (default clock source = BECLKIN)	1	1
Not all maniphanels wine	EDMA (64 independent channels)	1	1
Not all peripherals pins are available at the same	HPI (32- or 16-bit user selectable)	1 (HPI16 or HPI32)	1 (HPI16 or HPI32)
time. (For more details,	PCI (32-bit)	1	1
see the Device Configuration section.)	McBSPs (default internal clock source = CPU/4 clock frequency)	3	3
Peripheral performance is dependent on chip-level	UTOPIA (8-bit mode)	1	1
configuration.	32-Bit Timers (default internal clock source = CPU/8 clock frequency)	3	3
	General-Purpose Input/Output 0 (GP0)	16	16
Danadar Carrana	VCP		1
Decoder Coprocessors	TCP	1	1
	Size (Bytes)	1056K	1056K
On-Chip Memory	Organization	16K-Byte (16KB) L1 Program (L1P) Cache 16KB L1 Data (L1D) Cache 1024KB Unified Mapped RAM/Cache (L2)	16K-Byte (16KB) L1 Program (L1P) Cache 16KB L1 Data (L1D) Cache 1024KB Unified Mapped RAM/Cache (L2)
CPU ID + CPU Rev ID	Control Status Register (CSR.[31:16])	0x0C01	0x0C01
Device_ID	Silicon Revision Identification Register (DEVICE_REV [20:16]) Address: 0x01B0 0200	DEVICE_REV[20:16] Silicon Revision 10000 1.0	DEVICE_REV[20:16] Silicon Revision 10000 1.0
Frequency	MHz	600, 720	850 MHz, 1 GHz
Cycle Time	ns	1.67 ns - 6 (600 MHz) 1.39 ns - 7 (720 MHz)	1.17 ns - 8 [850 MHz] 1 ns - 1 (1 GHz)
Voltage	Core (V)	1.1 V (-600) 1.2 V (-720)	–1.2 V (850) 1.2 V (1 G)
-	I/O (V)	3.3 V	3.3 V
PLL Options	CLKIN frequency multiplier	Bypass (x1), x6, x12, x20	Bypass (x1), x6, x12, x20
BGA Package	23 x 23 mm	532-Pin BGA (GLZ)	532-Pin BGA (GLZ)
Process Technology	μm	0.09 μm	0.09 μm
Product Status	Product Preview (PP) Production Data (PD)	РР	PD

#### device compatibility

The C64x<sup>™</sup> generation of devices has a diverse and powerful set of peripherals. The common peripheral set and pin-compatibility that the C6414T, C6415T, and C6416T devices offer lead to easier system designs and faster time to market. Table 2 identifies the peripherals and coprocessors that are available on the C6414T, C6415T, and C6416T devices.

The C6414T, C6415T, and C6416T devices are pin-for-pin compatible, provided the following conditions are met:

- All devices are using the same peripherals.
  - The C6414T is pin-for-pin compatible with the C6415T/C6416T when the PCI and UTOPIA peripherals on the C6415T/C6416T are disabled.
  - The C6415T is pin-for-pin compatible with the C6416T when they are in the same peripheral selection mode. [For more information on peripheral selection, see the Device Configurations section of this data sheet.]
- The BEA[9:7] pins are properly pulled up/down.
   [For more details on the device-specific BEA[9:7] pin configurations, see the Terminal Functions table of this data sheet.]

Table 2. Peripherals and Coprocessors Available on the C6414T, C6415T, and C6416T Devices†‡


PERIPHERALS/COPROCESSORS	C6414T	C6415T	C6416T
EMIFA (64-bit bus width)	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
EMIFB (16-bit bus width)	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
EDMA (64 independent channels)	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
HPI (32- or 16-bit user selectable)	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
PCI (32-bit) [Specification v2.2]	_	√	$\sqrt{}$
McBSPs (McBSP0, McBSP1, McBSP2)	V	√	$\sqrt{}$
UTOPIA (8-bit mode) [Specification v1.0]	_	$\sqrt{}$	$\sqrt{}$
Timers (32-bit) [TIMER0, TIMER1, TIMER2]	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
GPIOs (GP[15:0])	V	V	√
VCP/TCP Coprocessors	_	_	√

<sup>† —</sup> denotes peripheral/coprocessor is *not* available on this device.



<sup>‡</sup> Not all peripherals pins are available at the same time. (For more details, see the Device Configuration section.)

### functional block and CPU (DSP core) diagram



<sup>†</sup> The UTOPIA peripheral is MUXed with McBSP1, and the PCI peripheral is MUXed with the HPI peripheral and the GPIO[15:9] port. For more details on the multiplexed pins of these peripherals, see the Device Configurations section of this data sheet.



# SM32C6416T-EP FIXED-POINT DIGITAL SIGNAL PROCESSOR

SGUS056A - MARCH 2005 - REVISED FEBRUARY 2006

### CPU (DSP core) description

The CPU fetches VelociTI™ advanced very-long instruction words (VLIWs) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI™ VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C64x CPUs from other VLIW architectures. The C64x™ VelociTI.2™ extensions add enhancements to the TMS320C62x™ DSP VelociTI™ architecture. These enhancements include:

- Register file enhancements
- Data path extensions
- Quad 8-bit and dual 16-bit extensions with data flow enhancements
- Additional functional unit hardware
- Increased orthogonality of the instruction set
- Additional instructions that reduce code size and increase register flexibility

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 32 32-bit registers for a total of 64 general-purpose registers. In addition to supporting the packed 16-bit and 32-/40-bit fixed-point data types found in the C62x™ VelociTl™ VLIW architecture, the C64x™ register files also support packed 8-bit data and 64-bit fixed-point data types. The two sets of functional units, along with two register files, compose sides A and B of the CPU [see the functional block and CPU (DSP core) diagram, and Figure 1]. The four functional units on each side of the CPU can freely share the 32 registers belonging to that side. Additionally, each side features a "data cross path"—a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. The C64x CPU pipelines data-cross-path accesses over multiple clock cycles. This allows the same register to be used as a data-cross-path operand by multiple functional units in the same execute packet. All functional units in the C64x CPU can access operands via the data cross path. Register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle. On the C64x CPU, a delay clock is introduced whenever an instruction attempts to read a register via a data cross path if that register was updated in the previous clock cycle.

In addition to the C62x<sup>TM</sup> DSP fixed-point instructions, the C64x<sup>TM</sup> DSP includes a comprehensive collection of quad 8-bit and dual 16-bit instruction set extensions. These VelociTI.2<sup>TM</sup> extensions allow the C64x CPU to operate directly on packed data to streamline data flow and increase instruction set efficiency.

Another key feature of the C64x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C64x .D units can load and store bytes (8 bits), half-words (16 bits), and words (32 bits) with a single instruction. And with the new data path extensions, the C64x .D unit can load and store doublewords (64 bits) with a single instruction. Furthermore, the non-aligned load and store instructions allow the .D units to access words and doublewords on any byte boundary. The C64x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 64 registers. Some registers, however, are singled out to support specific addressing modes or to hold the condition for conditional instructions (if the condition is not automatically "true").

TMS320C62x is a trademark of Texas Instruments.



### CPU (DSP core) description (continued)

The two .M functional units perform all multiplication operations. Each of the C64x .M units can perform two  $16 \times 16$ -bit multiplies or four  $8 \times 8$ -bit multiplies per clock cycle. The .M unit can also perform  $16 \times 32$ -bit multiply operations, dual  $16 \times 16$ -bit multiplies with add/subtract operations, and quad  $8 \times 8$ -bit multiplies with add operations. In addition to standard multiplies, the C64x .M units include bit-count, rotate, Galois field multiplies, and bidirectional variable shift hardware.

The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle. The arithmetic and logical functions on the C64x CPU include single 32-bit, dual 16-bit, and quad 8-bit operations.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. A C64x™ DSP device enhancement now allows execute packets to cross fetch-packet boundaries. In the TMS320C62x™/TMS320C67x™ DSP devices, if an execute packet crosses the fetch-packet boundary (256 bits wide), the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. In the C64x™ DSP device, the execute boundary restrictions have been removed, thereby, eliminating all of the NOPs added to pad the fetch packet, and thus, decreasing the overall code size. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes, half-words, words, or doublewords. All load and store instructions are byte-, half-word-, word-, or doubleword-addressable.

For more details on the C64x CPU functional units enhancements, see the following documents:


The TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189)

TMS320C64x Technical Overview (literature number SPRU395)

For more detailed information on the device compatibility, similarities/differences, and migration from the TMS320C6414/15/16 devices to the TMS320C6414T/15T/16T devices, see the following document:

Migrating From TMS320C6416/15/14 to TMS320C6416T/15T/14T application report (literature number SPRA981).

### CPU (DSP core) description (continued)



NOTE A: For the .M functional units, the long dst is 32 MSBs and the dst is 32 LSBs.

Figure 1. TMS320C64x™ CPU (DSP Core) Data Paths



### memory map summary

Table 3 shows the memory map address ranges of the TMS320C64x device. Internal memory is always located at address 0 and can be used as both program and data memory. The external memory address ranges in the C64x device begin at the hex address locations 0x6000 0000 for EMIFB and 0x8000 0000 for EMIFA.

**Table 3. Memory Map Summary** 

MEMORY BLOCK DESCRIPTION	BLOCK SIZE (BYTES)	HEX ADDRESS RANGE
Internal RAM (L2)	1M	0000 0000 - 000F FFFF
Reserved	23M	0010 0000 - 017F FFFF
External Memory Interface A (EMIFA) Registers	256K	0180 0000 - 0183 FFFF
L2 Registers	256K	0184 0000 - 0187 FFFF
HPI Registers	256K	0188 0000 - 018B FFFF
McBSP 0 Registers	256K	018C 0000 - 018F FFFF
McBSP 1 Registers	256K	0190 0000 - 0193 FFFF
Timer 0 Registers	256K	0194 0000 - 0197 FFFF
Timer 1 Registers	256K	0198 0000 - 019B FFFF
Interrupt Selector Registers	256K	019C 0000 - 019F FFFF
EDMA RAM and EDMA Registers	256K	01A0 0000 - 01A3 FFFF
McBSP 2 Registers	256K	01A4 0000 - 01A7 FFFF
EMIFB Registers	256K	01A8 0000 - 01AB FFFF
Timer 2 Registers	256K	01AC 0000 - 01AF FFFF
GPIO Registers	256K	01B0 0000 - 01B3 FFFF
UTOPIA Registers	256K	01B4 0000 - 01B7 FFFF
TCP/VCP Registers	256K	01B8 0000 - 01BB FFFF
Reserved	256K	01BC 0000 - 01BF FFFF
PCI Registers	256K	01C0 0000 - 01C3 FFFF
Reserved	4M – 256K	01C4 0000 - 01FF FFFF
QDMA Registers	52	0200 0000 - 0200 0033
Reserved	736M – 52	0200 0034 - 2FFF FFFF
McBSP 0 Data	64M	3000 0000 - 33FF FFFF
McBSP 1 Data	64M	3400 0000 - 37FF FFFF
McBSP 2 Data	64M	3800 0000 - 3BFF FFFF
UTOPIA Queues	64M	3C00 0000 - 3FFF FFFF
Reserved	256M	4000 0000 - 4FFF FFFF
TCP/VCP	256M	5000 0000 - 5FFF FFFF
EMIFB CE0	64M	6000 0000 - 63FF FFFF
EMIFB CE1	64M	6400 0000 - 67FF FFFF
EMIFB CE2	64M	6800 0000 - 6BFF FFFF
EMIFB CE3	64M	6C00 0000 - 6FFF FFFF
Reserved	256M	7000 0000 - 7FFF FFFF
EMIFA CE0	256M	8000 0000 - 8FFF FFFF
EMIFA CE1	256M	9000 0000 - 9FFF FFFF
EMIFA CE2	256M	A000 0000 - AFFF FFFF
EMIFA CE3	256M	B000 0000 - BFFF FFFF
Reserved	1G	C000 0000 - FFFF FFFF

### L2 architecture expanded

Figure 2 shows the detail of the L2 architecture on the C6416T device. For more information on the L2MODE bits, see the cache configuration (CCFG) register bit field descriptions in the *TMS320C64x Two-Level Internal Memory Reference Guide* (literature number SPRU610).




Figure 2. L2 Architecture Memory Configuration



### peripheral register descriptions

Table 4 through Table 23 identify the peripheral registers by their register names, acronyms, and hex address or hex address range. For more detailed information on the register contents, bit names and their descriptions, see the specific peripheral reference guide listed in the *TMS320C6000 DSP Peripherals Overview Reference Guide* (literature number SPRU190).

**Table 4. EMIFA Registers** 

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
0180 0000	GBLCTL	EMIFA global control
0180 0004	CECTL1	EMIFA CE1 space control
0180 0008	CECTL0	EMIFA CE0 space control
0180 000C	-	Reserved
0180 0010	CECTL2	EMIFA CE2 space control
0180 0014	CECTL3	EMIFA CE3 space control
0180 0018	SDCTL	EMIFA SDRAM control
0180 001C	SDTIM	EMIFA SDRAM refresh control
0180 0020	SDEXT	EMIFA SDRAM extension
0180 0024 - 0180 003C	-	Reserved
0180 0040	PDTCTL	Peripheral device transfer (PDT) control
0180 0044	CESEC1	EMIFA CE1 space secondary control
0180 0048	CESEC0	EMIFA CE0 space secondary control
0180 004C	-	Reserved
0180 0050	CESEC2	EMIFA CE2 space secondary control
0180 0054	CESEC3	EMIFA CE3 space secondary control
0180 0058 – 0183 FFFF	_	Reserved

**Table 5. EMIFB Registers** 

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
01A8 0000	GBLCTL	EMIFB global control
01A8 0004	CECTL1	EMIFB CE1 space control
01A8 0008	CECTL0	EMIFB CE0 space control
01A8 000C	-	Reserved
01A8 0010	CECTL2	EMIFB CE2 space control
01A8 0014	CECTL3	EMIFB CE3 space control
01A8 0018	SDCTL	EMIFB SDRAM control
01A8 001C	SDTIM	EMIFB SDRAM refresh control
01A8 0020	SDEXT	EMIFB SDRAM extension
01A8 0024 - 01A8 003C	-	Reserved
01A8 0040	PDTCTL	Peripheral device transfer (PDT) control
01A8 0044	CESEC1	EMIFB CE1 space secondary control
01A8 0048	CESEC0	EMIFB CE0 space secondary control
01A8 004C	-	Reserved
01A8 0050	CESEC2	EMIFB CE2 space secondary control
01A8 0054	CESEC3	EMIFB CE3 space secondary control
01A8 0058 – 01AB FFFF	-	Reserved

# peripheral register descriptions (continued)

**Table 6. L2 Cache Registers** 

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0184 0000	CCFG	Cache configuration register	
0184 0004 – 0184 0FFC	-	Reserved	
0184 1000	EDMAWEIGHT	L2 EDMA access control register	
0184 1004 – 0184 1FFC	-	Reserved	
0184 2000	L2ALLOC0	L2 allocation register 0	
0184 2004	L2ALLOC1	L2 allocation register 1	
0184 2008	L2ALLOC2	L2 allocation register 2	
0184 200C	L2ALLOC3	L2 allocation register 3	
0184 2010 - 0184 3FFC	-	Reserved	
0184 4000	L2WBAR	L2 writeback base address register	
0184 4004	L2WWC	L2 writeback word count register	
0184 4010	L2WIBAR	L2 writeback invalidate base address register	
0184 4014	L2WIWC	L2 writeback invalidate word count register	
0184 4018	L2IBAR	L2 invalidate base address register	
0184 401C	L2IWC	L2 invalidate word count register	
0184 4020	L1PIBAR	L1P invalidate base address register	
0184 4024	L1PIWC	L1P invalidate word count register	
0184 4030	L1DWIBAR	L1D writeback invalidate base address register	
0184 4034	L1DWIWC	L1D writeback invalidate word count register	
0184 4038 – 0184 4044	-	Reserved	
0184 4048	L1DIBAR	L1D invalidate base address register	
0184 404C	L1DIWC	L1D invalidate word count register	
0184 4050 - 0184 4FFC	_	Reserved	
0184 5000	L2WB	L2 writeback all register	
0184 5004	L2WBINV	L2 writeback invalidate all register	
0184 5008 - 0184 7FFC	_	Reserved	
0184 8000 – 0184 817C	MAR0 to MAR95	Reserved	
0184 8180	MAR96	Controls EMIFB CE0 range 6000 0000 – 60FF FFFF	
0184 8184	MAR97	Controls EMIFB CE0 range 6100 0000 – 61FF FFFF	
0184 8188	MAR98	Controls EMIFB CE0 range 6200 0000 - 62FF FFFF	
0184 818C	MAR99	Controls EMIFB CE0 range 6300 0000 - 63FF FFFF	
0184 8190	MAR100	Controls EMIFB CE1 range 6400 0000 – 64FF FFFF	
0184 8194	MAR101	Controls EMIFB CE1 range 6500 0000 - 65FF FFFF	
0184 8198	MAR102	Controls EMIFB CE1 range 6600 0000 – 66FF FFFF	
0184 819C	MAR103	Controls EMIFB CE1 range 6700 0000 - 67FF FFFF	
0184 81A0	MAR104	Controls EMIFB CE2 range 6800 0000 – 68FF FFFF	
0184 81A4	MAR105	Controls EMIFB CE2 range 6900 0000 - 69FF FFFF	
0184 81A8	MAR106	Controls EMIFB CE2 range 6A00 0000 - 6AFF FFFF	
0184 81AC	MAR107	Controls EMIFB CE2 range 6B00 0000 – 6BFF FFFF	



# peripheral register descriptions (continued)

**Table 6. L2 Cache Registers (Continued)** 

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0184 81B0	MAR108	Controls EMIFB CE3 range 6C00 0000 – 6CFF FFFF	
0184 81B4	MAR109	Controls EMIFB CE3 range 6D00 0000 – 6DFF FFFF	
0184 81B8	MAR110	Controls EMIFB CE3 range 6E00 0000 – 6EFF FFFF	
0184 81BC	MAR111	Controls EMIFB CE3 range 6F00 0000 – 6FFF FFFF	
0184 81C0 - 0184 81FC	MAR112 to MAR127	Reserved	
0184 8200	MAR128	Controls EMIFA CE0 range 8000 0000 – 80FF FFFF	
0184 8204	MAR129	Controls EMIFA CE0 range 8100 0000 – 81FF FFFF	
0184 8208	MAR130	Controls EMIFA CE0 range 8200 0000 – 82FF FFFF	
0184 820C	MAR131	Controls EMIFA CE0 range 8300 0000 – 83FF FFFF	
0184 8210	MAR132	Controls EMIFA CE0 range 8400 0000 – 84FF FFFF	
0184 8214	MAR133	Controls EMIFA CE0 range 8500 0000 – 85FF FFFF	
0184 8218	MAR134	Controls EMIFA CE0 range 8600 0000 – 86FF FFFF	
0184 821C	MAR135	Controls EMIFA CE0 range 8700 0000 – 87FF FFFF	
0184 8220	MAR136	Controls EMIFA CE0 range 8800 0000 – 88FF FFFF	
0184 8224	MAR137	Controls EMIFA CE0 range 8900 0000 – 89FF FFFF	
0184 8228	MAR138	Controls EMIFA CE0 range 8A00 0000 – 8AFF FFFF	
0184 822C	MAR139	Controls EMIFA CE0 range 8B00 0000 – 8BFF FFFF	
0184 8230	MAR140	Controls EMIFA CE0 range 8C00 0000 – 8CFF FFFF	
0184 8234	MAR141	Controls EMIFA CE0 range 8D00 0000 – 8DFF FFFF	
0184 8238	MAR142	Controls EMIFA CE0 range 8E00 0000 – 8EFF FFFF	
0184 823C	MAR143	Controls EMIFA CE0 range 8F00 0000 – 8FFF FFFF	
0184 8240	MAR144	Controls EMIFA CE1 range 9000 0000 – 90FF FFFF	
0184 8244	MAR145	Controls EMIFA CE1 range 9100 0000 – 91FF FFFF	
0184 8248	MAR146	Controls EMIFA CE1 range 9200 0000 – 92FF FFFF	
0184 824C	MAR147	Controls EMIFA CE1 range 9300 0000 – 93FF FFFF	
0184 8250	MAR148	Controls EMIFA CE1 range 9400 0000 – 94FF FFFF	
0184 8254	MAR149	Controls EMIFA CE1 range 9500 0000 – 95FF FFFF	
0184 8258	MAR150	Controls EMIFA CE1 range 9600 0000 – 96FF FFFF	
0184 825C	MAR151	Controls EMIFA CE1 range 9700 0000 – 97FF FFFF	
0184 8260	MAR152	Controls EMIFA CE1 range 9800 0000 – 98FF FFFF	
0184 8264	MAR153	Controls EMIFA CE1 range 9900 0000 – 99FF FFFF	
0184 8268	MAR154	Controls EMIFA CE1 range 9A00 0000 – 9AFF FFFF	
0184 826C	MAR155	Controls EMIFA CE1 range 9B00 0000 – 9BFF FFFF	
0184 8270	MAR156	Controls EMIFA CE1 range 9C00 0000 – 9CFF FFFF	
0184 8274	MAR157	Controls EMIFA CE1 range 9D00 0000 – 9DFF FFFF	
0184 8278	MAR158	Controls EMIFA CE1 range 9E00 0000 – 9EFF FFFF	
0184 827C	MAR159	Controls EMIFA CE1 range 9F00 0000 – 9FFF FFFF	
0184 8280	MAR160	Controls EMIFA CE2 range A000 0000 – A0FF FFFF	
0184 8284	MAR161	Controls EMIFA CE2 range A100 0000 – A1FF FFFF	
0184 8288	MAR162	Controls EMIFA CE2 range A200 0000 – A2FF FFFF	
0184 828C	MAR163	Controls EMIFA CE2 range A300 0000 – A3FF FFFF	

# peripheral register descriptions (continued)

# Table 6. L2 Cache Registers (Continued)

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0184 8290	MAR164	Controls EMIFA CE2 range A400 0000 – A4FF FFFF	
0184 8294	MAR165	Controls EMIFA CE2 range A500 0000 – A5FF FFFF	
0184 8298	MAR166	Controls EMIFA CE2 range A600 0000 – A6FF FFFF	
0184 829C	MAR167	Controls EMIFA CE2 range A700 0000 – A7FF FFFF	
0184 82A0	MAR168	Controls EMIFA CE2 range A800 0000 – A8FF FFFF	
0184 82A4	MAR169	Controls EMIFA CE2 range A900 0000 – A9FF FFFF	
0184 82A8	MAR170	Controls EMIFA CE2 range AA00 0000 – AAFF FFFF	
0184 82AC	MAR171	Controls EMIFA CE2 range AB00 0000 – ABFF FFFF	
0184 82B0	MAR172	Controls EMIFA CE2 range AC00 0000 – ACFF FFFF	
0184 82B4	MAR173	Controls EMIFA CE2 range AD00 0000 – ADFF FFFF	
0184 82B8	MAR174	Controls EMIFA CE2 range AE00 0000 – AEFF FFFF	
0184 82BC	MAR175	Controls EMIFA CE2 range AF00 0000 – AFFF FFFF	
0184 82C0	MAR176	Controls EMIFA CE3 range B000 0000 – B0FF FFFF	
0184 82C4	MAR177	Controls EMIFA CE3 range B100 0000 – B1FF FFFF	
0184 82C8	MAR178	Controls EMIFA CE3 range B200 0000 – B2FF FFFF	
0184 82CC	MAR179	Controls EMIFA CE3 range B300 0000 – B3FF FFFF	
0184 82D0	MAR180	Controls EMIFA CE3 range B400 0000 – B4FF FFFF	
0184 82D4	MAR181	Controls EMIFA CE3 range B500 0000 – B5FF FFFF	
0184 82D8	MAR182	Controls EMIFA CE3 range B600 0000 – B6FF FFFF	
0184 82DC	MAR183	Controls EMIFA CE3 range B700 0000 – B7FF FFFF	
0184 82E0	MAR184	Controls EMIFA CE3 range B800 0000 – B8FF FFFF	
0184 82E4	MAR185	Controls EMIFA CE3 range B900 0000 – B9FF FFFF	
0184 82E8	MAR186	Controls EMIFA CE3 range BA00 0000 – BAFF FFFF	
0184 82EC	MAR187	Controls EMIFA CE3 range BB00 0000 – BBFF FFFF	
0184 82F0	MAR188	Controls EMIFA CE3 range BC00 0000 – BCFF FFFF	
0184 82F4	MAR189	Controls EMIFA CE3 range BD00 0000 – BDFF FFFF	
0184 82F8	MAR190	Controls EMIFA CE3 range BE00 0000 – BEFF FFFF	
0184 82FC	MAR191	Controls EMIFA CE3 range BF00 0000 – BFFF FFFF	
0184 8300 – 0184 83FC	MAR192 to MAR255	Reserved	
0184 8400 – 0187 FFFF	_	Reserved	

# peripheral register descriptions (continued)

# **Table 7. EDMA Registers**

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
01A0 FF9C	EPRH	Event polarity high register
01A0 FFA4	CIPRH	Channel interrupt pending high register
01A0 FFA8	CIERH	Channel interrupt enable high register
01A0 FFAC	CCERH	Channel chain enable high register
01A0 FFB0	ERH	Event high register
01A0 FFB4	EERH	Event enable high register
01A0 FFB8	ECRH	Event clear high register
01A0 FFBC	ESRH	Event set high register
01A0 FFC0	PQAR0	Priority queue allocation register 0
01A0 FFC4	PQAR1	Priority queue allocation register 1
01A0 FFC8	PQAR2	Priority queue allocation register 2
01A0 FFCC	PQAR3	Priority queue allocation register 3
01A0 FFDC	EPRL	Event polarity low register
01A0 FFE0	PQSR	Priority queue status register
01A0 FFE4	CIPRL	Channel interrupt pending low register
01A0 FFE8	CIERL	Channel interrupt enable low register
01A0 FFEC	CCERL	Channel chain enable low register
01A0 FFF0	ERL	Event low register
01A0 FFF4	EERL	Event enable low register
01A0 FFF8	ECRL	Event clear low register
01A0 FFFC	ESRL	Event set low register
01A1 0000 – 01A3 FFFF	-	Reserved

### peripheral register descriptions (continued)

Table 8. EDMA Parameter RAM<sup>†</sup>

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
01A0 0000 – 01A0 0017	-	Parameters for Event 0 (6 words)	
01A0 0018 - 01A0 002F	-	Parameters for Event 1 (6 words)	
01A0 0030 - 01A0 0047	_	Parameters for Event 2 (6 words)	
01A0 0048 - 01A0 005F	_	Parameters for Event 3 (6 words)	
01A0 0060 – 01A0 0077	_	Parameters for Event 4 (6 words)	
01A0 0078 - 01A0 008F	-	Parameters for Event 5 (6 words)	
01A0 0090 – 01A0 00A7	-	Parameters for Event 6 (6 words)	
01A0 00A8 - 01A0 00BF	-	Parameters for Event 7 (6 words)	
01A0 00C0 - 01A0 00D7	-	Parameters for Event 8 (6 words)	
01A0 00D8 - 01A0 00EF	-	Parameters for Event 9 (6 words)	
01A0 00F0 - 01A0 00107	-	Parameters for Event 10 (6 words)	
01A0 0108 – 01A0 011F	-	Parameters for Event 11 (6 words)	
01A0 0120 - 01A0 0137	-	Parameters for Event 12 (6 words)	
01A0 0138 – 01A0 014F	_	Parameters for Event 13 (6 words)	
01A0 0150 – 01A0 0167	-	Parameters for Event 14 (6 words)	
01A0 0168 – 01A0 017F	-	Parameters for Event 15 (6 words)	
01A0 0150 – 01A0 0167	-	Parameters for Event 16 (6 words)	
01A0 0168 – 01A0 017F	-	Parameters for Event 17 (6 words)	
01A0 05D0 - 01A0 05E7	_	Parameters for Event 62 (6 words)	
01A0 05E8 - 01A0 05FF	_	Parameters for Event 63 (6 words)	
01A0 0600 – 01A0 0617	-	Reload/link parameters for Event M (6 words)	
01A0 0618 - 01A0 062F	-	Reload/link parameters for Event N (6 words)	
01A0 07E0 - 01A0 07F7	-	Reload/link parameters for Event Z (6 words)	
01A0 07F8 – 01A0 07FF	_	Scratch pad area (2 words)	

<sup>†</sup> The C6416T device has twenty-one parameter sets [six (6) words each] that can be used to reload/link EDMA transfers.

### Table 9. Quick DMA (QDMA) and Pseudo Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
0200 0000	QOPT	QDMA options parameter register
0200 0004	QSRC	QDMA source address register
0200 0008	QCNT	QDMA frame count register
0200 000C	QDST	QDMA destination address register
0200 0010	QIDX	QDMA index register
0200 0014 - 0200 001C		Reserved
0200 0020	QSOPT	QDMA pseudo options register
0200 0024	QSSRC	QDMA pseudo source address register
0200 0028	QSCNT	QDMA pseudo frame count register
0200 002C	QSDST	QDMA pseudo destination address register
0200 0030	QSIDX	QDMA pseudo index register



# peripheral register descriptions (continued)

# **Table 10. Interrupt Selector Registers**

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
019C 0000	MUXH	Interrupt multiplexer high	Selects which interrupts drive CPU interrupts 10–15 (INT10–INT15)
019C 0004	MUXL	Interrupt multiplexer low	Selects which interrupts drive CPU interrupts 4–9 (INT04–INT09)
019C 0008	EXTPOL	External interrupt polarity	Sets the polarity of the external interrupts (EXT_INT4-EXT_INT7)
019C 000C - 019C 01FF	_	Reserved	

### Table 11. McBSP 0 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
018C 0000	DRR0	McBSP0 data receive register via Configuration Bus	The CPU and EDMA controller can only read this register; they cannot write to it.
0x3000 0000 – 0x33FF FFFF	DRR0	McBSP0 data receive register via Peripheral Bus	
018C 0004	DXR0	McBSP0 data transmit register via Configuration Bus	
0x3000 0000 – 0x33FF FFFF	DXR0	McBSP0 data transmit register via Peripheral Bus	
018C 0008	SPCR0	McBSP0 serial port control register	
018C 000C	RCR0	McBSP0 receive control register	
018C 0010	XCR0	McBSP0 transmit control register	
018C 0014	SRGR0	McBSP0 sample rate generator register	
018C 0018	MCR0	McBSP0 multichannel control register	
018C 001C	RCERE00	McBSP0 enhanced receive channel enable register 0	
018C 0020	XCERE00	McBSP0 enhanced transmit channel enable register 0	
018C 0024	PCR0	McBSP0 pin control register	
018C 0028	RCERE10	McBSP0 enhanced receive channel enable register 1	
018C 002C	XCERE10	McBSP0 enhanced transmit channel enable register 1	
018C 0030	RCERE20	McBSP0 enhanced receive channel enable register 2	
018C 0034	XCERE20	McBSP0 enhanced transmit channel enable register 2	
018C 0038	RCERE30	McBSP0 enhanced receive channel enable register 3	
018C 003C	XCERE30	McBSP0 enhanced transmit channel enable register 3	
018C 0040 – 018F FFFF	_	Reserved	

# peripheral register descriptions (continued)

### Table 12. McBSP 1 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0190 0000	DRR1	McBSP1 data receive register via Configuration Bus	The CPU and EDMA controller can only read this register; they cannot write to it.
0x3400 0000 – 0x37FF FFFF	DRR1	McBSP1 data receive register via Peripheral Bus	
0190 0004	DXR1	McBSP1 data transmit register via Configuration Bus	
0x3400 0000 – 0x37FF FFFF	DXR1	McBSP1 data transmit register via Peripheral Bus	
0190 0008	SPCR1	McBSP1 serial port control register	
0190 000C	RCR1	McBSP1 receive control register	
0190 0010	XCR1	McBSP1 transmit control register	
0190 0014	SRGR1	McBSP1 sample rate generator register	
0190 0018	MCR1	McBSP1 multichannel control register	
0190 001C	RCERE01	McBSP1 enhanced receive channel enable register 0	
0190 0020	XCERE01	McBSP1 enhanced transmit channel enable register 0	
0190 0024	PCR1	McBSP1 pin control register	
0190 0028	RCERE11	McBSP1 enhanced receive channel enable register 1	
0190 002C	XCERE11	McBSP1 enhanced transmit channel enable register 1	
0190 0030	RCERE21	McBSP1 enhanced receive channel enable register 2	
0190 0034	XCERE21	McBSP1 enhanced transmit channel enable register 2	
0190 0038	RCERE31	McBSP1 enhanced receive channel enable register 3	
0190 003C	XCERE31	McBSP1 enhanced transmit channel enable register 3	
0190 0040 – 0193 FFFF	-	Reserved	

# Table 13. McBSP 2 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
01A4 0000	DRR2	McBSP2 data receive register via Configuration Bus	The CPU and EDMA controller can only read this register; they cannot write to it.
0x3800 0000 – 0x3BFF FFFF	DRR2	McBSP2 data receive register via Peripheral Bus	
01A4 0004	DXR2	McBSP2 data transmit register via Configuration Bus	
0x3800 0000 – 0x3BFF FFFF	DXR2	McBSP2 data transmit register via Peripheral Bus	
01A4 0008	SPCR2	McBSP2 serial port control register	
01A4 000C	RCR2	McBSP2 receive control register	
01A4 0010	XCR2	McBSP2 transmit control register	
01A4 0014	SRGR2	McBSP2 sample rate generator register	
01A4 0018	MCR2	McBSP2 multichannel control register	
01A4 001C	RCERE02	McBSP2 enhanced receive channel enable register 0	
01A4 0020	XCERE02	McBSP2 enhanced transmit channel enable register 0	
01A4 0024	PCR2	McBSP2 pin control register	
01A4 0028	RCERE12	McBSP2 enhanced receive channel enable register 1	
01A4 002C	XCERE12	McBSP2 enhanced transmit channel enable register 1	
01A4 0030	RCERE22	McBSP2 enhanced receive channel enable register 2	
01A4 0034	XCERE22	McBSP2 enhanced transmit channel enable register 2	
01A4 0038	RCERE32	McBSP2 enhanced receive channel enable register 3	
01A4 003C	XCERE32	McBSP2 enhanced transmit channel enable register 3	
01A4 0040 – 01A7 FFFF	_	Reserved	

# peripheral register descriptions (continued)

# Table 14. Timer 0 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0194 0000	CTL0	Timer 0 control register	Determines the operating mode of the timer, monitors the timer status, and controls the function of the TOUT pin.
0194 0004	PRD0	Timer 0 period register	Contains the number of timer input clock cycles to count. This number controls the TSTAT signal frequency.
0194 0008	CNT0	Timer 0 counter register	Contains the current value of the incrementing counter.
0194 000C - 0197 FFFF	-	Reserved	

### **Table 15. Timer 1 Registers**

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0198 0000	CTL1	Timer 1 control register	Determines the operating mode of the timer, monitors the timer status, and controls the function of the TOUT pin.
0198 0004	PRD1	Timer 1 period register	Contains the number of timer input clock cycles to count. This number controls the TSTAT signal frequency.
0198 0008	CNT1	Timer 1 counter register	Contains the current value of the incrementing counter.
0198 000C - 019B FFFF	_	Reserved	

# Table 16. Timer 2 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
01AC 0000	CTL2	Timer 2 control register	Determines the operating mode of the timer, monitors the timer status, and controls the function of the TOUT pin.
01AC 0004	PRD2	Timer 2 period register	Contains the number of timer input clock cycles to count. This number controls the TSTAT signal frequency.
01AC 0008	CNT2	Timer 2 counter register	Contains the current value of the incrementing counter.
01AC 000C - 01AF FFFF	_	Reserved	

### peripheral register descriptions (continued)

### Table 17. HPI Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
-	HPID	HPI data register	Host read/write access only
0188 0000	HPIC	HPI control register	HPIC has both Host/CPU read/write access
0188 0004	HPIA (HPIAW)†	HPI address register (Write)	HPIA has both Host/CPU
0188 0008	HPIA (HPIAR)†	HPI address register (Read)	read/write access
0188 000C - 0189 FFFF	-	Reserved	
018A 0000	TRCTL	HPI transfer request control register	
018A 0004 – 018B FFFF	_	Reserved	

<sup>†</sup> Host access to the HPIA register updates both the HPIAW and HPIAR registers. The CPU can access HPIAW and HPIAR independently.

### **Table 18. GPIO Registers**

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
01B0 0000	GPEN	GPIO enable register
01B0 0004	GPDIR	GPIO direction register
01B0 0008	GPVAL	GPIO value register
01B0 000C	_	Reserved
01B0 0010	GPDH	GPIO delta high register
01B0 0014	GPHM	GPIO high mask register
01B0 0018	GPDL	GPIO delta low register
01B0 001C	GPLM	GPIO low mask register
01B0 0020	GPGC	GPIO global control register
01B0 0024	GPPOL	GPIO interrupt polarity register
01B0 0028 - 01B0 01FF	_	Reserved
01B0 0200	DEVICE_REV	Silicon Revision Identification Register (For more details, see the device characteristics listed in Table 1.)
01B0 0204 – 01B3 FFFF	_	Reserved

# peripheral register descriptions (continued)

**Table 19. PCI Peripheral Registers** 

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
01C0 0000	RSTSRC	DSP Reset source/status register
01C0 0004	1	Reserved
01C0 0008	PCIIS	PCI interrupt source register
01C0 000C	PCIIEN	PCI interrupt enable register
01C0 0010	DSPMA	DSP master address register
01C0 0014	PCIMA	PCI master address register
01C0 0018	PCIMC	PCI master control register
01C0 001C	CDSPA	Current DSP address register
01C0 0020	CPCIA	Current PCI address register
01C0 0024	CCNT	Current byte count register
01C0 0028	_	Reserved
01C0 002C - 01C1 FFEF	-	Reserved
0x01C1 FFF0	HSR	Host status register
0x01C1 FFF4	HDCR	Host-to-DSP control register
0x01C1 FFF8	DSPP	DSP page register
0x01C1 FFFC	_	Reserved
01C2 0000	EEADD	EEPROM address register
01C2 0004	EEDAT	EEPROM data register
01C2 0008	EECTL	EEPROM control register
01C2 000C - 01C2 FFFF	_	Reserved
01C3 0000	TRCTL	PCI transfer request control register
01C3 0004 – 01C3 FFFF	_	Reserved

### Table 20. UTOPIA

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
01B4 0000	UCR	UTOPIA control register
01B4 0004	-	Reserved
01B4 0008	-	Reserved
01B4 000C	UIER	UTOPIA interrupt enable register
01B4 0010	UIPR	UTOPIA interrupt pending register
01B4 0014	CDR	Clock detect register
01B4 0018	EIER	Error interrupt enable register
01B4 001C	EIPR	Error interrupt pending register
01B4 0020 - 01B7 FFFF	_	Reserved

### **Table 21. UTOPIA QUEUES**

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
3C00 0000	URQ	UTOPIA receive queue
3D00 0000	UXQ	UTOPIA transmit queue
3D00 0004 – 3FFF FFFF	_	Reserved



### peripheral register descriptions (continued)

# Table 22. VCP Registers (C6416T Only)†

EDMA BUS HEX ADDRESS RANGE	PERIPHERAL BUS HEX ADDRESS RANGE	ACRONYM	M REGISTER NAME	
5000 0000	01B8 0000	VCPIC0	VCP input configuration register 0	
5000 0004	01B8 0004	VCPIC1	VCP input configuration register 1	
5000 0008	01B8 0008	VCPIC2	VCP input configuration register 2	
5000 000C	01B8 000C	VCPIC3	VCP input configuration register 3	
5000 0010	01B8 0010	VCPIC4	VCP input configuration register 4	
5000 0014	01B8 0014	VCPIC5	VCP input configuration register 5	
5000 0040	01B8 0024	VCPOUT0	VCP output register 0	
5000 0044	01B8 0028	VCPOUT1	VCP output register 1	
5000 0080	-	VCPWBM	VCP branch metrics write register	
5000 0088	_	VCPRDECS	VCP decisions read register	
-	01B8 0018	VCPEXE	VCP execution register	
-	01B8 0020	VCPEND	VCP endian register	
-	01B8 0040	VCPSTAT0	VCP status register 0	
_	01B8 0044	VCPSTAT1	VCP status register 1	
_	01B8 0050	VCPERR	VCP error register	

<sup>†</sup> These VCP registers are supported on the C6416T device only.

Table 23. TCP Registers (C6416T Only)<sup>‡</sup>

EDMA BUS HEX ADDRESS RANGE	PERIPHERAL BUS HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
5800 0000	01BA 0000	TCPIC0	TCP input configuration register 0
5800 0004	01BA 0004	TCPIC1	TCP input configuration register 1
5800 0008	01BA 0008	TCPIC2	TCP input configuration register 2
5800 000C	01BA 000C	TCPIC3	TCP input configuration register 3
5800 0010	01BA 0010	TCPIC4	TCP input configuration register 4
5800 0014	01BA 0014	TCPIC5	TCP input configuration register 5
5800 0018	01BA 0018	TCPIC6	TCP input configuration register 6
5800 001C	01BA 001C	TCPIC7	TCP input configuration register 7
5800 0020	01BA 0020	TCPIC8	TCP input configuration register 8
5800 0024	01BA 0024	TCPIC9	TCP input configuration register 9
5800 0028	01BA 0028	TCPIC10	TCP input configuration register 10
5800 002C	01BA 002C	TCPIC11	TCP input configuration register 11
5800 0030	01BA 0030	TCPOUT	TCP output parameters register
5802 0000	-	TCPSP	TCP systematics and parities memory
5804 0000	-	TCPEXT	TCP extrinsics memory
5806 0000	-	TCPAP	TCP apriori memory
5808 0000	-	TCPINTER	TCP interleaver memory
580A 0000	_	TCPHD	TCP hard decisions memory
-	01BA 0038	TCPEXE	TCP execution register
-	01BA 0040	TCPEND	TCP endian register
-	01BA 0050	TCPERR	TCP error register
-	01BA 0058	TCPSTAT	TCP status register

<sup>&</sup>lt;sup>‡</sup> These TCP registers are supported on the C6416T device only.



# SM32C6416T-EP FIXED-POINT DIGITAL SIGNAL PROCESSOR

SGUS056A - MARCH 2005 - REVISED FEBRUARY 2006

### **EDMA** channel synchronization events

The C64x EDMA supports up to 64 EDMA channels which service peripheral devices and external memory. Table 24 lists the source of C64x EDMA synchronization events associated with each of the programmable EDMA channels. For the C64x device, the association of an event to a channel is fixed; each of the EDMA channels has one specific event associated with it. These specific events are captured in the EDMA event registers (ERL, ERH) even if the events are disabled by the EDMA event enable registers (EERL, EERH). The priority of each event can be specified independently in the transfer parameters stored in the EDMA parameter RAM. For more detailed information on the EDMA module and how EDMA events are enabled, captured, processed, linked, chained, and cleared, etc., see the *TMS320C6000 DSP Enhanced Direct Memory Access (EDMA) Controller Reference Guide* (literature number SPRU234).

### **EDMA** channel synchronization events (continued)

### Table 24. TMS320C64x EDMA Channel Synchronization Events<sup>†</sup>

EDMA CHANNEL	EVENT NAME	EVENT DESCRIPTION		
0	DSP_INT	HPI/PCI-to-DSP interrupt		
1	TINT0	Timer 0 interrupt		
2	TINT1	Timer 1 interrupt		
3	SD_INTA	EMIFA SDRAM timer interrupt		
4	GPINT4/EXT_INT4	GPIO event 4/External interrupt pin 4		
5	GPINT5/EXT_INT5	GPIO event 5/External interrupt pin 5		
6	GPINT6/EXT_INT6	GPIO event 6/External interrupt pin 6		
7	GPINT7/EXT_INT7	GPIO event 7/External interrupt pin 7		
8	GPINT0	GPIO event 0		
9	GPINT1	GPIO event 1		
10	GPINT2	GPIO event 2		
11	GPINT3	GPIO event 3		
12	XEVT0	McBSP0 transmit event		
13	REVT0	McBSP0 receive event		
14	XEVT1	McBSP1 transmit event		
15	REVT1	McBSP1 receive event		
16	_	None		
17	XEVT2	McBSP2 transmit event		
18	REVT2	McBSP2 receive event		
19	TINT2	Timer 2 interrupt		
20	SD_INTB	EMIFB SDRAM timer interrupt		
21	-	Reserved, for future expansion		
22–27	-	None		
28	VCPREVT	VCP receive event		
29	VCPXEVT	VCP transmit event		
30	TCPREVT	TCP receive event		
31	TCPXEVT	TCP transmit event		
32	UREVT	UTOPIA receive event		
33–39	-	None		
40	UXEVT	UTOPIA transmit event		
41–47	_	None		
48	GPINT8	GPIO event 8		
49	GPINT9	GPIO event 9		
50	GPINT10	GPIO event 10		
51	GPINT11	GPIO event 11		
52	GPINT12	GPIO event 12		
53	GPINT13	GPIO event 13		
54	GPINT14	GPIO event 14		
55	GPINT15	GPIO event 15		
56-63	-	None		

<sup>†</sup> In addition to the events shown in this table, each of the 64 channels can also be synchronized with the transfer completion or alternate transfer completion events. For more detailed information on EDMA event-transfer chaining, see the TMS320C6000 DSP Enhanced Direct Memory Access (EDMA) Controller Reference Guide (literature number SPRU234).



### interrupt sources and interrupt selector

The C64x DSP core supports 16 prioritized interrupts, which are listed in Table 25. The highest-priority interrupt is INT\_00 (dedicated to RESET) while the lowest-priority interrupt is INT\_15. The first four interrupts (INT\_00-INT\_03) are non-maskable and fixed. The remaining interrupts (INT\_04-INT\_15) are maskable and default to the interrupt source specified in Table 25. The interrupt source for interrupts 4–15 can be programmed by modifying the selector value (binary value) in the corresponding fields of the Interrupt Selector Control registers: MUXH (address 0x019C0000) and MUXL (address 0x019C0004).

Table 25. C64x DSP Interrupts


CPU INTERRUPT NUMBER	INTERRUPT SELECTOR CONTROL REGISTER	SELECTOR VALUE (BINARY)	INTERRUPT EVENT	INTERRUPT SOURCE	
INT_00 <sup>†</sup>	-	_	RESET		
INT_01 <sup>†</sup>	-	ı	NMI		
INT_02†	-	-	Reserved	Reserved. Do not use.	
INT_03†	-	ı	Reserved	Reserved. Do not use.	
INT_04 <sup>‡</sup>	MUXL[4:0]	00100	GPINT4/EXT_INT4	GPIO interrupt 4/External interrupt pin 4	
INT_05 <sup>‡</sup>	MUXL[9:5]	00101	GPINT5/EXT_INT5	GPIO interrupt 5/External interrupt pin 5	
INT_06 <sup>‡</sup>	MUXL[14:10]	00110	GPINT6/EXT_INT6	GPIO interrupt 6/External interrupt pin 6	
INT_07 <sup>‡</sup>	MUXL[20:16]	00111	GPINT7/EXT_INT7	GPIO interrupt 7/External interrupt pin 7	
INT_08 <sup>‡</sup>	MUXL[25:21]	01000	EDMA_INT	EDMA channel (0 through 63) interrupt	
INT_09 <sup>‡</sup>	MUXL[30:26]	01001	EMU_DTDMA	EMU DTDMA	
INT_10 <sup>‡</sup>	MUXH[4:0]	00011	SD_INTA	EMIFA SDRAM timer interrupt	
INT_11‡	MUXH[9:5]	01010	EMU_RTDXRX	EMU real-time data exchange (RTDX) receive	
INT_12 <sup>‡</sup>	MUXH[14:10]	01011	EMU_RTDXTX	EMU RTDX transmit	
INT_13 <sup>‡</sup>	MUXH[20:16]	00000	DSP_INT	HPI/PCI-to-DSP interrupt	
INT_14 <sup>‡</sup>	MUXH[25:21]	00001	TINT0	Timer 0 interrupt	
INT_15 <sup>‡</sup>	MUXH[30:26]	00010	TINT1	Timer 1 interrupt	
_			XINT0	McBSP0 transmit interrupt	
_	- 01101 RINT0		RINT0	McBSP0 receive interrupt	
_	_	01110	XINT1	McBSP1 transmit interrupt	
_	-	01111	RINT1	McBSP1 receive interrupt	
_	_	10000	GPINT0	GPIO interrupt 0	
_	_	10001	XINT2	McBSP2 transmit interrupt	
_	-	10010	RINT2	McBSP2 receive interrupt	
-	-	10011	TINT2	Timer 2 interrupt	
-	-	10100	SD_INTB	EMIFB SDRAM timer interrupt	
_	-	10101	Reserved	Reserved. Do not use.	
-	-	– 10110 R		Reserved. Do not use.	
-	-	10111	UINT UTOPIA interrupt		
-	-	11000 – 11101	Reserved	Reserved. Do not use.	
-	-	11110	VCPINT	VCP interrupt	
-	-	11111	TCPINT	TCP interrupt	

<sup>†</sup> Interrupts INT\_00 through INT\_03 are non-maskable and fixed.

<sup>‡</sup> Interrupts INT\_04 through INT\_15 are programmable by modifying the binary selector values in the Interrupt Selector Control registers fields. Table 25 shows the default interrupt sources for Interrupts INT\_04 through INT\_15. For more detailed information on interrupt sources and selection, see the TMS320C6000 DSP Interrupt Selector Reference Guide (literature number SPRU646).




#### signal groups description



- † These pins are MUXed with the GPIO port pins and by default these signals function as clocks (CLKOUT4 or CLKOUT6) or McBSP2 clock source (CLKS2). To use these MUXed pins as GPIO signals, the appropriate GPIO register bits (GPxEN and GPxDIR) must be properly enabled and configured. For more details, see the Device Configurations section of this data sheet.
- ‡ These pins are GPIO pins that can also function as external interrupt sources (EXT\_INT[7:4]). Default after reset is EXT\_INTx or GPIO as input-only.
- § These GPIO pins are MUXed with the PCI peripheral pins. By default, these signals are set up to no function with both the GPIO and PCI pin functions *disabled*. For more details on these MUXed pins, see the Device Configurations section of this data sheet.


Figure 3. CPU and Peripheral Signals





<sup>&</sup>lt;sup>†</sup> These C64x<sup>™</sup> devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

Figure 4. Peripheral Signals




<sup>†</sup> These HPI pins are MUXed with the PCI peripheral. By default, these signals function as HPI. For more details on these MUXed pins, see the Device Configurations section of this data sheet.

Figure 4. Peripheral Signals (Continued)




<sup>&</sup>lt;sup>‡</sup>These PCI pins (excluding PCBEO and XSP CS) are MUXed with the HPI, McBSP2, or GPIO peripherals. By default, these signals function as HPI, McBSP2, and no function, respectively. For more details on these MUXed pins, see the Device Configurations section of this data sheet.



<sup>†</sup> These McBSP2 and McBSP1 pins are MUXed with the PCI and UTOPIA peripherals, respectively. By default, these signals function as McBSP2 and McBSP1, respectively. For more details on these MUXed pins, see the Device Configurations section of this data sheet. 
‡ The McBSP2 clock source pin (CLKS2, default) is MUXed with the GP8 pin. To use this MUXed pin as the GP8 signal, the appropriate

Figure 4. Peripheral Signals (Continued)

<sup>+</sup> The McBSP2 clock source pin (CLKS2, default) is MUXed with the GP8 pin. To use this MUXed pin as the GP8 signal, the appropriate GPIO register bits (GP8EN and GP8DIR) must be properly enabled and configured. For more details, see the Device Configurations section of this data sheet.



<sup>†</sup> These UTOPIA pins are MUXed with the McBSP1 peripheral. By default, these signals function as McBSP1. For more details on these MUXed pins, see the Device Configurations section of this data sheet.

Figure 4. Peripheral Signals (Continued)



#### **DEVICE CONFIGURATIONS**

The C6416T device configuration is determined by external pullup/pulldown resistors on the following pins (all of which are latched during device reset):

- peripherals selection
  - BEA11 (UTOPIA\_EN)
  - PCI\_EN (see Table 27 footnotes)
  - MCBSP2\_EN (see Table 27 footnotes)
- other device configurations (C64x)
  - BEA[20:13, 7]
  - HD5

### peripherals selection

Some C6416T peripherals share the same pins (internally MUXed) and are mutually exclusive (i.e., HPI, general-purpose input/output pins GP[15:9], PCI and its internal EEPROM, McBSP1, McBSP2, and UTOPIA). The VCP/TCP coprocessors (C6416T only) and other C64x peripherals (i.e., the Timers, McBSP0, and the GP[8:0] pins), are always available.

UTOPIA and McBSP1 peripherals

The UTOPIA\_EN pin (BEA11) is latched at reset. This pin selects whether the UTOPIA peripheral or McBSP1 peripheral is functionally enabled (see Table 26).

Table 26. UTOPIA\_EN Peripheral Selection (McBSP1 and UTOPIA)

PERIPHERAL SELECTION	PERIPHERALS SELECTED			
UTOPIA_EN (BEA11) Pin [D16]	UTOPIA	McBSP1	DESCRIPTION	
0		V	McBSP1 is enabled and UTOPIA is disabled [default]. This means all multiplexed McBSP1/UTOPIA pins function as McBSP1 and all other standalone UTOPIA pins are tied-off (Hi-Z).	
1	√		UTOPIA is enabled and McBSP1 is disabled. This means all multiplexed McBSP1/UTOPIA pins now function as UTOPIA and all other standalone McBSP1 pins are tied-off (Hi-Z).	

• HPI, GP[15:9], PCI, EEPROM (internal to PCI), and McBSP2 peripherals

The PCI\_EN and MCBSP2\_EN pins are latched at reset. They determine specific peripheral selection for the device, summarized in Table 27.

### **DEVICE CONFIGURATIONS (CONTINUED)**

Table 27. PCI\_EN and MCBSP2\_EN Peripheral Selection (HPI, GP[15:9], PCI, and McBSP2)

PERIPHERAL SELECTION†		PERIPHERALS SELECTED					
PCI_EN Pin [AA4]	MCBSP2_EN Pin [AF3]	HPI	GP[15:9]	PCI	EEPROM (Internal to PCI)	McBSP2	
0	0	√	√			√	
0	1	√	√			√	
1	0			√	√	‡	
1	1			V		√	

The PCI\_EN pin must be driven valid at all times and the user must not switch values throughout device operation.

- If the PCI is disabled (PCI\_EN = 0), the HPI peripheral is enabled and GP[15:9] pins can be programmed as GPIO, provided the GPxEN and GPxDIR bits are properly configured. [Note: The PCI\_EN pin must be driven valid at all times and the user must not switch values throughout device operation.]
  - This means all multiplexed HPI/PCI pins function as HPI and all standalone PCI pins (PCBEO and XSP\_CS) are tied-off (Hi-Z). Also, the multiplexed GPIO/PCI pins can be used as GPIO with the proper software configuration of the GPIO enable and direction registers (for more details, see Table 29).
- If the PCI is enabled (PCI\_EN = 1), the HPI peripheral is disabled. [Note: The PCI\_EN pin must be driven valid at all times and the user must not switch values throughout device operation.]
  - This means all multiplexed HPI/PCI pins function as PCI. Also, the multiplexed GPIO/PCI pins function as PCI pins (for more details, see Table 29).
- The MCBSP2\_EN pin, in combination with the PCI\_EN pin, controls the selection of the McBSP2 peripheral and the PCI internal EEPROM (for more details, see Table 27 and its footnotes). [Note: The MCBSP2\_EN pin *must* be driven valid at all times and the user *can* switch values throughout device operation.]

### other device configurations

Table 28 describes the configuration pins, which are set up via external pullup/pulldown resistors through the specified EMIFB address bus pins (BEA[20:13, 11, 9:7]) and the HD5 pin. For more details on these configuration pins, see the Terminal Functions table and the Debugging Considerations section.



The MCBSP2\_EN pin *must* be driven valid at all times and the user *can* switch values throughout device operation.

<sup>&</sup>lt;sup>‡</sup> The only time McBSP2 is disabled is when both PCI\_EN = 1 and MCBSP2\_EN = 0. This configuration enables, at reset, the auto-initialization of the PCI peripheral through the PCI internal EEPROM [provided the PCI EEPROM Auto-Initialization pin (BEA13) is pulled up (EEAI = 1)]. The user can then enable the McBSP2 peripheral (disabling EEPROM) by dynamically changing MCBSP2\_EN to a "1" after the device is initialized (out of reset).

# **DEVICE CONFIGURATIONS (CONTINUED)**

### Table 28. Device Configuration Pins (BEA[20:13, 9:7], HD5, and BEA11)

CONFIGURATION PIN	NO.	FUNCTIONAL DESCRIPTION		
BEA20	E16	Device Endian mode (LEND)  0 - System operates in Big Endian mode  1 - System operates in Little Endian mode (default)		
BEA[19:18]	[D18, C18]	Bootmode [1:0] 00 - No boot 01 - HPI boot 10 - EMIFB 8-bit ROM boot with default timings (default mode) 11 - Reserved		
BEA[17:16]	[B18, A18]	EMIFA input clock select  Clock mode select for EMIFA (AECLKIN_SEL[1:0])  00 — AECLKIN (default mode)  01 — CPU/4 Clock Rate  10 — CPU/6 Clock Rate  11 — Reserved		
BEA[15:14]	[D17, C17]	EMIFB input clock select Clock mode select for EMIFB (BECLKIN_SEL[1:0]) 00 - BECLKIN (default mode) 01 - CPU/4 Clock Rate 10 - CPU/6 Clock Rate 11 - Reserved		
BEA13	B17	PCI EEPROM Auto-Initialization (EEAI)  [The C6414T device does <i>not</i> support the PCI peripheral; for proper device operation, <i>do not</i> oppose the internal pulldown (IPD) on the BEA13 pin.]  PCI auto-initialization via external EEPROM  0 - PCI auto-initialization through EEPROM is disabled; the PCI peripheral uses the specified PCI default values (default).  1 - PCI auto-initialization through EEPROM is enabled; the PCI peripheral is configured through EEPROM provided the PCI peripheral pin is enabled (PCI_EN = 1) and the McBSP2 peripheral pin is disabled (MCBSP2_EN = 0).  Note: If the PCI peripheral is disabled (PCI_EN pin = 0), this pin must <i>not</i> be pulled up. For more information on the PCI EEPROM default values, see the <i>TMS320C6000 DSP Peripheral Component Interconnect (PCI) Reference Guide</i> (literature number SPRU581).		
BEA11	D16	UTOPIA Enable (UTOPIA_EN)  [The C6414T device does <i>not</i> support the UTOPIA peripheral; for proper device operation, <i>do not</i> oppose the internal pulldown (IPD) on the BEA11 pin.]  UTOPIA peripheral enable (functional)  0 - UTOPIA peripheral disabled (McBSP1 functions are enabled). [default]  This means all multiplexed McBSP1/UTOPIA pins function as McBSP1 and all other standalone UTOPIA pins are tied-off (Hi-Z).  1 - UTOPIA peripheral enabled (McBSP1 functions are disabled).  This means all multiplexed McBSP1/UTOPIA pins now function as UTOPIA and all other standalone McBSP1 pins are tied-off (Hi-Z).		

### **DEVICE CONFIGURATIONS (CONTINUED)**

Table 28. Device Configuration Pins (BEA[20:13, 9:7], HD5, and BEA11) (Continued)

CONFIGURATION PIN	NO.	FUNCTIONAL DESCRIPTION
BEA7 BEA8 BEA9	D15 A16 B16	Do not oppose IPD Pullup† Pullup†
		†For proper device operation, this pin must be externally pulled up with a 1-k $\Omega$ resistor.
HD5	Y1	HPI peripheral bus width (HPI_WIDTH)  0 - HPI operates as an HPI16.  (HPI bus is 16 bits wide. HD[15:0] pins are used and the remaining HD[31:16] pins are reserved pins in the Hi-Z state.)  1 - HPI operates as an HPI32.  (HPI bus is 32 bits wide. All HD[31:0] pins are used for host-port operations.)

#### multiplexed pins

Multiplexed pins are pins that are shared by more than one peripheral and are internally multiplexed. Some of these pins are configured by software, and the others are configured by external pullup/pulldown resistors only at reset. Those MUXed pins that are configured by software can be programmed to switch functionalities at any time. Those MUXed pins that are configured by external pullup/pulldown resistors are mutually exclusive; only one peripheral has primary control of the function of these pins after reset. Table 29 identifies the multiplexed pins; shows the default (primary) function and the default settings after reset; and describes the pins, registers, etc. necessary to configure specific multiplexed functions.

#### debugging considerations

It is recommended that external connections be provided to device configuration pins, including CLKMODE[1:0], BEA[20:13, 11, 9:7], HD5/AD5, PCI\_EN, and MCBSP2\_EN. Although internal pullup/pulldown resistors exist on these pins (except for HD5/AD5), providing external connectivity adds convenience to the user in debugging and flexibility in switching operating modes.

Internal pullup/pulldown resistors also exist on the non-configuration pins on the BEA bus (BEA[12, 10, 6:1]). Do not oppose the internal pullup/pulldown resistors on these non-configuration pins with external pullup/pulldown resistors. If an external controller provides signals to these non-configuration pins, these signals must be driven to the default state of the pins at reset, or not be driven at all.

For the internal pullup/pulldown resistors on the device pins, see the terminal functions table.



## **DEVICE CONFIGURATIONS (CONTINUED)**

Table 29. Multiplexed Pins<sup>†</sup>

MULTIPLEXED PINS		DEFAULT FUNCTION	DEFAULT OFFEING	DECODIFICAL		
NAME	NO.	DEFAULT FUNCTION	DEFAULT SETTING	DESCRIPTION		
CLKOUT4/GP1	AE6	CLKOUT4	GP1EN = 0 (disabled)	These pins are software-configurable. To use these pins as GPIO pins, the GPxEN bits in the GPIO Enable		
CLKOUT6/GP2	AD6	CLKOUT6	GP2EN = 0 (disabled)	Register and the GPxDIR bits in the GPIO Direction Register must be properly configured.		
CLKS2/GP8	AE4	CLKS2	GP8EN = 0 (disabled)	GPxEN = 1: GPx pin enabled GPxDIR = 0: GPx pin is an input GPxDIR = 1: GPx pin is an output		
GP9/PIDSEL	М3			To use GP[15:9] as GPIO pins, the PCI		
GP10/PCBE3	L2			needs to be disabled (PCI_EN = 0), the GPxEN bits in the GPIO Enable		
GP11/PREQ	F1		00 511 0 (   11   1	Register and the GPxDIR bits in the		
GP12/PGNT	J3	None	GPxEN = 0 (disabled) PCI_EN = 0 (disabled) <sup>†</sup>	GPIO Direction Register must be		
GP13/PINTA	G4			properly configured.  GPxEN = 1: GPx pin enabled		
GP14/PCLK	F2			GPxEN = 1: GPx pin enabled GPxDIR = 0: GPx pin is an input		
GP15/PRST	G3			GPxDIR = 1: GPx pin is an output		
DX1/UXADDR4	AB11	DX1				
FSX1/UXADDR3	AB13	FSX1	]	By default, McBSP1 is enabled upon		
FSR1/UXADDR2	AC9	FSR1	1	reset (UTOPIA is disabled).		
DR1/UXADDR1	AF11	DR1	UTOPIA_EN (BEA11) = 0 (disabled)†	To enable the UTOPIA peripheral, an external pullup resistor (1 $k\Omega$ ) must be		
CLKX1/URADDR4	AB12	CLKX1	(disabled)	provided on the BEA11 pin (setting		
CLKS1/URADDR3	AC8	CLKS1	]	UTOPIA_EN = 1 at reset).		
CLKR1/URADDR2	AC10	CLKR1	]			
CLKX2/XSP_CLK	AC2	CLKX2				
DR2/XSP_DI	AB3	DR2	]			
DX2/XSP_DO	AA2	DX2	1			
HD[31:0]/AD[31:0]	‡	HD[31:0]	]			
HAS/PPAR	Т3	HAS	]			
HCNTL1/PDEVSEL	R1	HCNTL1	]	By default, HPI is enabled upon reset (PCI is disabled).		
HCNTL0/PSTOP	T4	HCNTL0	]	To enable the PCI peripheral an external		
HDS1/PSERR	T1	HDS1	PCI_EN = 0 (disabled)†	pullup resistor (1 k $\Omega$ ) must be provided		
HDS2/PCBE1	T2	HDS2	1	on the PCI_EN pin (setting PCI_EN = 1 at reset).		
HR/W/PCBE2	P1	HR/W	1	at leset).		
HHWIL/PTRDY	R3	HHWIL (HPI16 only)	]			
HINT/PFRAME	R4	HINT	]			
HCS/PPERR	R2	HCS	]			
HRDY/PIRDY	P4	HRDY	1			

<sup>†</sup> All other standalone UTOPIA and PCI pins are tied-off internally (pins in Hi-Z) when the peripheral is disabled [UTOPIA\_EN (BEA11) = 0 or PCI\_EN = 0].



<sup>‡</sup> For the HD[31:0]/AD[31:0] multiplexed pins pin numbers, see the *Terminal Functions* table.

#### **Terminal Functions**

SIGNAL NAME	NO.	TYPET	IPD/ IPU‡	DESCRIPTION
			ı	CLOCK/PLL CONFIGURATION
CLKIN	H4	I	IPD	Clock Input. This clock is the input to the on-chip PLL.
CLKOUT4/GP1§	AE6	I/O/Z	IPD	Clock output at 1/4 of the device speed ( <b>O/Z</b> ) [default] or this pin can be programmed as a GPIO 1 pin ( <b>I/O/Z</b> ).
CLKOUT6/GP2§	AD6	I/O/Z	IPD	Clock output at 1/6 of the device speed ( <b>O/Z</b> ) [default] or this pin can be programmed as a GPIO 2 pin ( <b>I/O/Z</b> ).
CLKMODE1	G1	I	IPD	Clock mode select  Selects whether the CPU clock frequency = input clock frequency x1 (Bypass), x6, or x12,
CLKMODE0	H2	I	IPD	or x20. For more details on the CLKMODE pins and the PLL multiply factors, see the Clock PLL section of this data sheet.
PLLV¶	J6	A <sup>#</sup>		PLL voltage supply
				JTAG EMULATION
TMS	AB16	I	IPU	JTAG test-port mode select
TDO	AE19	O/Z	IPU	JTAG test-port data out
TDI	AF18	I	IPU	JTAG test-port data in
TCK	AF16	I	IPU	JTAG test-port clock
TRST	AB15	I	IPD	JTAG test-port reset. For IEEE 1149.1 JTAG compatibility, see the IEEE 1149.1 JTAG Compatibility Statement section of this data sheet.
EMU11	AC18	I/O/Z	IPU	Emulation pin 11. Reserved for future use, leave unconnected.
EMU10	AD18	I/O/Z	IPU	Emulation pin 10. Reserved for future use, leave unconnected.
EMU9	AE18	I/O/Z	IPU	Emulation pin 9. Reserved for future use, leave unconnected.
EMU8	AC17	I/O/Z	IPU	Emulation pin 8. Reserved for future use, leave unconnected.
EMU7	AF17	I/O/Z	IPU	Emulation pin 7. Reserved for future use, leave unconnected.
EMU6	AD17	I/O/Z	IPU	Emulation pin 6. Reserved for future use, leave unconnected.
EMU5	AE17	I/O/Z	IPU	Emulation pin 5. Reserved for future use, leave unconnected.
EMU4	AC16	I/O/Z	IPU	Emulation pin 4. Reserved for future use, leave unconnected.
EMU3	AD16	I/O/Z	IPU	Emulation pin 3. Reserved for future use, leave unconnected.
EMU2	AE16	I/O/Z	IPU	Emulation pin 2. Reserved for future use, leave unconnected.
EMU1 EMU0	AC15 AF15	I/O/Z	IPU	Select the device functional mode of operation     EMU[1:0]

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k $\Omega$  resistor should be used.)

<sup>§</sup> These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

<sup>¶</sup>PLLV is not part of external voltage supply. See the Clock PLL section for information on how to connect this pin.

<sup>#</sup> A = Analog signal (PLL Filter)

SIGNAL		TVDET	IPD/	DECODIFICAL
NAME	NO.	TYPET	IPU‡	DESCRIPTION
		RESE	ΓS, INTER	RRUPTS, AND GENERAL-PURPOSE INPUT/OUTPUTS
RESET	AC7	I		Device reset
NMI	B4	I	IPD	Nonmaskable interrupt, edge-driven (rising edge)
GP7/EXT_INT7	AF4			General-purpose input/output (GPIO) pins (I/O/Z) or external interrupts (input only). The
GP6/EXT_INT6	AD5	1/0/7	1511	default after reset setting is GPIO enabled as input-only.
GP5/EXT_INT5	AE5	I/O/Z	IPU	• When these pins function as External Interrupts [by selecting the corresponding interrupt enable register bit (IER.[7:4])], they are edge-driven and the polarity can be
GP4/EXT_INT4	AF5			independently selected via the External Interrupt Polarity Register bits (EXTPOL.[3:0]).
GP15/PRST§	G3			General-purpose input/output (GPIO) 15 pin (I/O/Z) or PCI reset (I). No function at default.
GP14/PCLK§	F2			GPIO 14 pin (I/O/Z) or PCI clock (I). No function at default.
GP13/PINTA§	G4			GPIO 13 pin (I/O/Z) or PCI interrupt A (O/Z). No function at default.
GP12/PGNT§	J3			GPIO 12 pin (I/O/Z) or PCI bus grant (I). No function at default.
GP11/PREQ§	F1			GPIO 11 pin (I/O/Z) or PCI bus request (O/Z). No function at default.
GP10/PCBE3§	L2	I/O/Z		GPIO 10 pin (I/O/Z) or PCI command/byte enable 3 (I/O/Z). No function at default.
GP9/PIDSEL§	МЗ			GPIO 9 pin (I/O/Z) or PCI initialization device select (I). No function at default.
GP3	AC6		IPD	GPIO 3 pin (I/O/Z). The default after reset setting is GPIO 3 enabled as input-only.
GP0	AF6		IPD	GPIO 0 pin. The general-purpose I/O 0 pin (GPIO 0) (I/O/Z) can be programmed as GPIO 0 (input only) [default] or as GPIO 0 (output only) pin or output as a general-purpose interrupt (GP0INT) signal (output only).
CLKS2/GP8§	AE4	I/O/Z	IPD	McBSP2 external clock source (CLKS2) [input only] [default] or this pin can be programmed as a GPIO 8 pin (I/O/Z).
CLKOUT6/GP2§	AD6	I/O/Z	IPD	Clock output at 1/6 of the device speed ( <b>O/Z</b> ) [default] or this pin can be programmed as a GPIO 2 pin ( <b>I/O/Z</b> ).
CLKOUT4/GP1§	AE6	I/O/Z	IPD	Clock output at 1/4 of the device speed ( <b>O/Z</b> ) [default] or this pin can be programmed as a GPIO 1 pin ( <b>I/O/Z</b> ).
	HOST-P	ORT INTE	RFACE (H	HPI) [C64x] or PERIPHERAL COMPONENT INTERCONNECT (PCI)
PCI_EN	AA4	I	IPD	PCI enable pin. This pin controls the selection (enable/disable) of the HPI and GP[15:9], or PCI peripherals. This pin works in conjunction with the MCBSP2_EN pin to enable/disable other peripherals (for more details, see the Device Configurations section of this data sheet).
HINT/PFRAME§	R4	I/O/Z		Host interrupt from DSP to host ( <b>O</b> ) [default] or PCI frame (I/O/Z)
HCNTL1/ PDEVSEL§	R1	I/O/Z		Host control – selects between control, address, or data registers (I) [default] or PCI device select (I/O/Z).
HCNTL0/ PSTOP§	T4	I/O/Z		Host control – selects between control, address, or data registers (I) [default] or PCI stop (I/O/Z)
HHWIL/PTRDY§	R3	I/O/Z		Host half-word select – first or second half-word (not necessarily high or low order) [For HPI16 bus width selection only] (I) [default] or PCI target ready (I/O/Z)
HR/W/PCBE2§	P1	I/O/Z		Host read or write select (I) [default] or PCI command/byte enable 2 (I/O/Z)

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k $\Omega$  IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k $\Omega$  resistor should be used.)

<sup>§</sup> These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

SIGNAL			IPD/	
NAME	NO.	TYPET	IPU‡	DESCRIPTION
HOS	T-PORT I	NTERFAC	E (HPI) [C	C64x] or PERIPHERAL COMPONENT INTERCONNECT (PCI) (CONTINUED)
HAS/PPAR§	T3	I/O/Z		Host address strobe (I) [default] or PCI parity (I/O/Z)
HCS/PPERR§	R2	I/O/Z		Host chip select (I) [default] or PCI parity error (I/O/Z)
HDS1/PSERR§	T1	I/O/Z		Host data strobe 1 (I) [default] or PCI system error (I/O/Z)
HDS2/PCBE1§	T2	I/O/Z		Host data strobe 2 (I) [default] or PCI command/byte enable 1 (I/O/Z)
HRDY/PIRDY§	P4	I/O/Z		Host ready from DSP to host (O) [default] or PCI initiator ready (I/O/Z).
HD31/AD31§	J2			
HD30/AD30§	K3			
HD29/AD29§	J1			
HD28/AD28§	K4			
HD27/AD27§	K2			
HD26/AD26§	L3			
HD25/AD25§	K1			
HD24/AD24§	L4			
HD23/AD23§	L1			
HD22/AD22§	M4			Host-port data (I/O/Z) [default] (C64x) or PCI data-address bus (I/O/Z)
HD21/AD21§	M2			As HPI data bus (PCI_EN pin = 0)
HD20/AD20§	N4			Used for transfer of data, address, and control
HD19/AD19§	M1			Host-Port bus width user-configurable at device reset via a 10-kΩ resistor pullup/pulldown
HD18/AD18§	N5			resistor on the HD5 pin:
HD17/AD17§	N1			HD5 pin = 0: HPI operates as an HPI16.
HD16/AD16§	P5			(HPI bus is 16 bits wide. HD[15:0] pins are used and the remaining HD[31:16] pins are
HD15/AD15§	U4	I/O/Z		reserved pins in the high-impedance state.)
HD14/AD14§	U1			HD5 pin = 1: HPI operates as an HPI32.
HD13/AD13§	U3			(HPI bus is 32 bits wide. All HD[31:0] pins are used for host-port operations.)
HD12/AD12§	U2			As PCI data-address bus (PCI_EN pin = 1)
HD11/AD11§	V4			Used for transfer of data and address
HD10/AD10§	V1			The CG444T do included not our post the DCI peripheral the vertex the LIDI peripheral pine are
HD9/AD9§	V3			The C6414T device does <i>not</i> support the PCI peripheral; therefore, the HPI peripheral pins are standalone peripheral functions, not MUXed.
HD8/AD8§	V2			
HD7/AD7§	W2			
HD6/AD6§	W4			
HD5/AD5§	Y1			
HD4/AD4§	Y3			
HD3/AD3§	Y2			
HD2/AD2§	Y4	1		
HD1/AD1§	AA1	1		
HD0/AD0§	AA3			

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

<sup>§</sup> These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

SIGNAL	ı	TYPET	IPD/	DESCRIPTION
NAME	NO.		IPU‡	
HOS	T-PORT	INTERFAC	E (HPI) [C	C64x] or PERIPHERAL COMPONENT INTERCONNECT (PCI) (CONTINUED)
PCBE0	W3	I/O/Z		PCI command/byte enable 0 ( <b>I/O/Z</b> ). When PCI is disabled (PCI_EN = 0), this pin is tied-off. For the C6414T device this pin is "Reserved (leave unconnected, <b>do not</b> connect to power or ground)."
XSP_CS	AD1	0	IPD	PCI serial interface chip select ( <b>O</b> ). When PCI is disabled (PCI_EN = 0), this pin is tied-off. For the C6414T device this pin is "Reserved (leave unconnected, <i>do not</i> connect to power or ground)."
CLKX2/ XSP_CLK§	AC2	I/O/Z	IPD	McBSP2 transmit clock (I/O/Z) [default] or PCI serial interface clock (O).
DR2/XSP_DI§	AB3	I	IPU	McBSP2 receive data (I) [default] or PCI serial interface data in (I). In PCI mode, this pin is connected to the output data pin of the serial PROM.
DX2/XSP_DO\$	AA2	O/Z	IPU	McBSP2 transmit data ( <b>O/Z</b> ) [default] or PCI serial interface data out ( <b>O</b> ). In PCI mode, this pin is connected to the input data pin of the serial PROM.
GP15/PRST§	G3			General-purpose input/output (GPIO) 15 pin (I/O/Z) or PCI reset (I). No function at default.
GP14/PCLK§	F2			GPIO 14 pin (I/O/Z) or PCI clock (I). No function at default.
GP13/PINTA§	G4			GPIO 13 pin (I/O/Z) or PCI interrupt A (O/Z). No function at default.
GP12/PGNT§	J3	I/O/Z		GPIO 12 pin (I/O/Z) or PCI bus grant (I). No function at default.
GP11/PREQ§	F1	1		GPIO 11 pin (I/O/Z) or PCI bus request (O/Z). No function at default.
GP10/PCBE3§	L2			GPIO 10 pin (I/O/Z) or PCI command/byte enable 3 (I/O/Z). No function at default.
GP9/PIDSEL§	М3			GPIO 9 pin (I/O/Z) or PCI initialization device select (I). No function at default.
	E	MIFA (64-	bit) – CO	NTROL SIGNALS COMMON TO ALL TYPES OF MEMORYⅡ☆
ACE3	L26	O/Z	IPU	
ACE2	K23	O/Z	IPU	EMIFA memory space enables
ACE1	K24	O/Z	IPU	Enabled by bits 28 through 31 of the word address     Only one pin is asserted during any external data access
ACE0	K25	O/Z	IPU	- , · · · · · · · · · · · · · · · · · ·
ABE7	T23	O/Z	IPU	
ABE6	T24	O/Z	IPU	
ABE5	R25	O/Z	IPU	EMIFA byte-enable control
ABE4	R26	O/Z	IPU	Decoded from the low-order address bits. The number of address bits or byte enables    Decoded from the low-order address bits. The number of address bits or byte enables
ABE3	M25	O/Z	IPU	used depends on the width of external memory.  • Byte-write enables for most types of memory
ABE2	M26	O/Z	IPU	Can be directly connected to SDRAM read and write mask signal (SDQM)
ABE1	L23	O/Z	IPU	
ABE0	L24	O/Z	IPU	
APDT	M22	O/Z	IPU	EMIFA peripheral data transfer, allows direct transfer between external peripherals

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

<sup>§</sup> These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

Il These C64x™ devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

<sup>★</sup>To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines.

SIGNAL		Ι.	IPD/	, ,
NAME	NO.	TYPET	IPU‡	DESCRIPTION
			l	EMIFA (64-BIT) – BUS ARBITRATION∥☆
AHOLDA	N22	0	IPU	EMIFA hold-request-acknowledge to the host
AHOLD	V23	I	IPU	EMIFA hold request from the host
ABUSREQ	P22	0	IPU	EMIFA bus request output
		EMIFA (	64-BIT) –	ASYNCHRONOUS/SYNCHRONOUS MEMORY CONTROL∥*
AECLKIN	H25	I	IPD	EMIFA external input clock. The EMIFA input clock (AECLKIN, CPU/4 clock, or CPU/6 clock) is selected at reset via the pullup/pulldown resistors on the BEA[17:16] pins.  AECLKIN is the default for the EMIFA input clock.
AECLKOUT2	J23	O/Z	IPD	EMIFA output clock 2. Programmable to be EMIFA input clock (AECLKIN, CPU/4 clock, or CPU/6 clock) frequency divided-by-1, -2, or -4.
AECLKOUT1	J26	O/Z	IPD	EMIFA output clock 1 [at EMIFA input clock (AECLKIN, CPU/4 clock, or CPU/6 clock) frequency].
AARE/ ASDCAS/ ASADS/ASRE	J25	O/Z	IPU	EMIFA asynchronous memory read-enable/SDRAM column-address strobe/programmable synchronous interface-address strobe or read-enable  For programmable synchronous interface, the RENEN field in the CE Space Secondary Control Register (CExSEC) selects between ASADS and ASRE:  If RENEN = 0, then the ASADS/ASRE signal functions as the ASADS signal.  If RENEN = 1, then the ASADS/ASRE signal functions as the ASRE signal.
ASOE/ ASOE	J24	O/Z	IPU	EMIFA asynchronous memory output-enable/SDRAM row-address strobe/programmable synchronous interface output-enable
AAWE/ ASDWE/ ASWE	K26	O/Z	IPU	EMIFA asynchronous memory write-enable/SDRAM write-enable/programmable synchronous interface write-enable
ASDCKE	L25	O/Z	IPU	EMIFA SDRAM clock-enable (used for self-refresh mode). [EMIFA module only.]  • If SDRAM is not in system, ASDCKE can be used as a general-purpose output.
ASOE3	R22	O/Z	IPU	EMIFA synchronous memory output-enable for ACE3 (for glueless FIFO interface)
AARDY	L22	I	IPU	Asynchronous memory ready input
				EMIFA (64-BIT) – ADDRESS∥☆
AEA22	T22	]		
AEA21	V24	]		
AEA20	V25	]		
AEA19	V26	]		
AEA18	U23			
AEA17	U24	07	IPD	EMIEA autornal address (daubleword address)
AEA16	U25	O/Z	טאו	EMIFA external address (doubleword address)
AEA15	U26			
AEA14	T25	]		
AEA13	T26	]		
AEA12	R23	]		
AEA11	R24	<u> </u>		

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

<sup>★</sup>To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines.



<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

Il These C64x™ devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

SIGNA	L		IPD/	
NAME	NO.	TYPET	IPU‡	DESCRIPTION
			El	MIFA (64-BIT) – ADDRESSII× (CONTINUED)
AEA10	P23			
AEA9	P24			
AEA8	P26			
AEA7	N23			
AEA6	N24	O/Z	IPD	EMIFA external address (doubleword address)
AEA5	N26			
AEA4	M23			
AEA3	M24			
				EMIFA (64-bit) – DATA∐∻
AED63	AF24			
AED62	AF23			
AED61	AE23			
AED60	AE22			
AED59	AD22			
AED58	AF22			
AED57	AD21			
AED56	AE21			
AED55	AC21			
AED54	AF21			
AED53	AD20			
AED52	AE20			
AED51	AC20			
AED50	AF20	I/O/Z	IPU	EMIFA external data
AED49	AC19			
AED48	AD19			
AED47	W24			
AED46	W23			
AED45	Y26			
AED44	Y23			
AED43	Y25			
AED42	Y24			
AED41	AA26			
AED40	AA23			
AED39	AA25			
AED38	AA24			
AED37	AB26			

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

<sup>★</sup>To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines.



<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

Il These C64x™ devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

SIGNAL	IAL .		IPD/		
NAME	NO.	TYPET	IPU‡	DESCRIPTION	
				EMIFA (64-bit) – DATA II (CONTINUED)	
AED36	AB24				
AED35	AB25	]			
AED34	AC25	]			
AED33	AC26	]			
AED32	AD26	1			
AED31	C26	]			
AED30	D26	]			
AED29	D25	]			
AED28	E25	]			
AED27	E24	]			
AED26	E26	]			
AED25	F24	]			
AED24	F25	]			
AED23	F23	]			
AED22	F26	]			
AED21	G24	]	IPU	EMIFA external data	
AED20	G25	]			
AED19	G23	]			
AED18	G26	I/O/Z			
AED17	H23	]			
AED16	H24	]			
AED15	C19	]			
AED14	D19				
AED13	A20				
AED12	D20	]			
AED11	B20	]			
AED10	C20	]			
AED9	A21	]			
AED8	D21				
AED7	B21				
AED6	C21				
AED5	A22				
AED4	C22				
AED3	B22	]			
AED2	B23	]			
AED1	A23	]			
AED0	A24				

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

<sup>★</sup>To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines.



<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k $\Omega$  IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k $\Omega$  resistor should be used.)

These C64x™ devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

SIGNAL			IPD/	DECODINE
NAME	NO.	TYPET	IPU <sup>‡</sup>	DESCRIPTION
		EMIFB (16	6-bit) – C0	ONTROL SIGNALS COMMON TO ALL TYPES OF MEMORY   ☆
BCE3	A13	O/Z	IPU	
BCE2	C12	O/Z	IPU	EMIFB memory space enables
BCE1	B12	O/Z	IPU	<ul> <li>Enabled by bits 26 through 31 of the word address</li> <li>Only one pin is asserted during any external data access</li> </ul>
BCE0	A12	O/Z	IPU	, p g,
BBE1	D13	O/Z	IPU	EMIFB byte-enable control     Decoded from the low-order address bits. The number of address bits or byte enables used depends on the width of external memory.
BBE0	C13	O/Z	IPU	<ul> <li>Byte-write enables for most types of memory</li> <li>Can be directly connected to SDRAM read and write mask signal (SDQM)</li> </ul>
BPDT	E12	O/Z	IPU	EMIFB peripheral data transfer, allows direct transfer between external peripherals
				EMIFB (16-BIT) – BUS ARBITRATION∥ <sup>★</sup>
BHOLDA	E13	0	IPU	EMIFB hold-request-acknowledge to the host
BHOLD	B19	I	IPU	EMIFB hold request from the host
BBUSREQ	E14	0	IPU	EMIFB bus request output
		EMIFB (	16-BIT) –	ASYNCHRONOUS/SYNCHRONOUS MEMORY CONTROL     ☆
BECLKIN	A11	ı	IPD	EMIFB external input clock. The EMIFB input clock (BECLKIN, CPU/4 clock, or CPU/6 clock) is selected at reset via the pullup/pulldown resistors on the BEA[15:14] pins.  BECLKIN is the default for the EMIFB input clock.
BECLKOUT2	D11	O/Z	IPD	EMIFB output clock 2. Programmable to be EMIFB input clock (BECLKIN, CPU/4 clock, or CPU/6 clock) frequency divided by 1, 2, or 4.
BECLKOUT1	D12	O/Z	IPD	EMIFB output clock 1 [at EMIFB input clock (BECLKIN, CPU/4 clock, or CPU/6 clock) frequency].
BARE/ BSDCAS/ BSADS/BSRE	A10	O/Z	IPU	EMIFB asynchronous memory read-enable/SDRAM column-address strobe/programmable synchronous interface-address strobe or read-enable  • For programmable synchronous interface, the RENEN field in the CE Space Secondary Control Register (CExSEC) selects between BSADS and BSRE:  If RENEN = 0, then the BSADS/BSRE signal functions as the BSADS signal.  If RENEN = 1, then the BSADS/BSRE signal functions as the BSRE signal.
BAOE/ BSDRAS/ BSOE	B11	O/Z	IPU	EMIFB asynchronous memory output-enable/SDRAM row-address strobe/programmable synchronous interface output-enable
BAWE/BSDWE/ BSWE	C11	O/Z	IPU	EMIFB asynchronous memory write-enable/SDRAM write-enable/programmable synchronous interface write-enable
BSOE3	E15	O/Z	IPU	EMIFB synchronous memory output enable for BCE3 (for glueless FIFO interface)
BARDY	E11	ı	IPU	EMIFB asynchronous memory ready input

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

Il These C64x™ devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

<sup>★</sup>To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines.

SIGNAI	L	TYPET	TYPET IPD/	DESCRIPTION
NAME	NO.	111.	IPU‡	
		ī		EMIFB (16-BIT) – ADDRESS∥≭
BEA20	E16		IPU	EMIFB external address (half-word address) (O/Z)     Also controls initialization of DSP modes at reset (I) via pullup/pulldown resistors
BEA19	D18		IPU	– Device Endian mode BEA20: 0 – Big Endian
BEA18	C18			1 – Little Endian (default mode)
BEA17	B18			- Boot mode BEA[19:18]: 00 - No boot
BEA16	A18			01 – HPI boot 10 – EMIFB 8-bit ROM boot with default timings (default mode)
BEA15	D17			11 - Reserved
BEA14	C17			- EMIF clock select     BEA[17:16]: Clock mode select for EMIFA (AECLKIN_SEL[1:0])
BEA13	B17			00 – AECLKIN (default mode) 01 – CPU/4 Clock Rate
BEA12	A17			10 - CPU/6 Clock Rate 11 - Reserved
BEA11	D16			BEA[15:14]: Clock mode select for EMIFB (BECLKIN_SEL[1:0])
BEA10	C16			00 - BECLKIN (default mode) 01 - CPU/4 Clock Rate
BEA9	B16	I/O/Z	IPD	10 - CPU/6 Clock Rate 11 - Reserved
BEA8	A16			– PCI EEPROM Auto-Initialization (EEAI)
BEA7	D15			BEA13: PCI auto-initialization via external EEPROM  If the PCI peripheral is disabled (PCI_EN pin = 0), this pin must <i>not</i> be pulled up.
BEA6	C15			0 - PCI auto-initialization through EEPROM is disabled (default).  1 - PCI auto-initialization through EEPROM is enabled.
BEA5	B15			
BEA4	A15			- UTOPIA Enable (UTOPIA_EN)  BEA11: UTOPIA peripheral enable (functional)
BEA3	D14			0 - UTOPIA disabled (McBSP1 enabled) [default] 1 - UTOPIA enabled (McBSP1 disabled)
BEA2	C14			For proper C6416T device operation, the BEA8 and BEA9 pins must be externally pulled up with a 1-k $\Omega$ resistor.
BEA1	A14			For more details, see the Device Configurations section of this data sheet.

 $<sup>\</sup>overline{\dagger}$  I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k $\Omega$  IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k $\Omega$  resistor should be used.)

These C64x™ devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

<sup>★</sup>To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines.

SIGNAL	SIGNAL	TYPET	_+ IPD/	DESCRIPTION					
NAME	NO.		IPU <sup>‡</sup>	DESCRIPTION					
	EMIFB (16-bit) – DATAII☆								
BED15	D7								
BED14	B6								
BED13	C7								
BED12	A6								
BED11	D8								
BED10	B7								
BED9	C8								
BED8	A7	1/0/7	IDII	ENUED automobilities					
BED7	C9	I/O/Z	IPU	EMIFB external data					
BED6	B8	]							
BED5	D9	1							
BED4	B9	1							
BED3	C10	1							
BED2	A9	1							
BED1	D10	1							
BED0	B10								
			MULTIC	CHANNEL BUFFERED SERIAL PORT 2 (McBSP2)					
MCBSP2_EN	AF3	I	IPD	McBSP2 enable pin. This pin works in conjunction with the PCI_EN pin to enable/disable other peripherals (for more details, see the Device Configurations section of this data sheet).					
CLKS2/GP8§	AE4	I/O/Z	IPD	McBSP2 external clock source (CLKS2) [input only] [default] or this pin can also be programmed as a GPIO 8 pin (I/O/Z).					
CLKR2	AB1	I/O/Z	IPD	McBSP2 receive clock. When McBSP2 is disabled (PCI_EN pin = 1 and MCBSP2_EN pin = 0), this pin is tied-off.					
CLKX2/ XSP_CLK§	AC2	I/O/Z	IPD	McBSP2 transmit clock (I/O/Z) [default] or PCI serial interface clock (O).					
DR2/XSP_DI§	AB3	I	IPU	McBSP2 receive data (I) [default] or PCI serial interface data in (I). In PCI mode, this pin is connected to the output data pin of the serial PROM.					
DX2/XSP_DO§	AA2	O/Z	IPU	McBSP2 transmit data ( <b>O/Z</b> ) [default] or PCI serial interface data out ( <b>O</b> ). In PCI mode, this pin is connected to the input data pin of the serial PROM.					
FSR2	AC1	I/O/Z	IPD	McBSP2 receive frame sync. When McBSP2 is disabled (PCI_EN pin = 1 and MCBSP2_EN pin = 0), this pin is tied-off.					
FSX2	AB2	I/O/Z	IPD	McBSP2 transmit frame sync. When McBSP2 is disabled (PCI_EN pin = 1 and MCBSP2_EN pin = 0), this pin is tied-off.					

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

<sup>§</sup> These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

Il These C64x™ devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). The prefix "A" in front of a signal name indicates it is an EMIFA signal whereas a prefix "B" in front of a signal name indicates it is an EMIFB signal. Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted from the signal name.

<sup>★</sup>To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines.

SIGNAL IRD/			IPD/	,				
NAME	NO.	TYPET	IPU‡	DESCRIPTION				
	MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1)							
CLKS1/ URADDR3§	AC8	I		McBSP1 external clock source (as opposed to internal) (I) [default] or UTOPIA receive address 3 pin (I)				
CLKR1/ URADDR2§	AC10	I/O/Z		McBSP1 receive clock (I/O/Z) [default] or UTOPIA receive address 2 pin (I)				
CLKX1/ URADDR4§	AB12	I/O/Z		McBSP1 transmit clock (I/O/Z) [default] or UTOPIA receive address 4 pin (I)				
DR1/ UXADDR1§	AF11	I		McBSP1 receive data (I) [default] or UTOPIA transmit address 1 pin (I)				
DX1/ UXADDR4§	AB11	I/O/Z		McBSP1 transmit data ( <b>O/Z</b> ) [default] or UTOPIA transmit address 4 pin ( <b>I</b> )				
FSR1/ UXADDR2§	AC9	I/O/Z		McBSP1 receive frame sync (I/O/Z) [default] or UTOPIA transmit address 2 pin (I)				
FSX1/ UXADDR3§	AB13	I/O/Z		McBSP1 transmit frame sync (I/O/Z) [default] or UTOPIA transmit address 3 pin (I)				
			MULTIC	CHANNEL BUFFERED SERIAL PORT 0 (McBSP0)				
CLKS0	F4	I	IPD	McBSP0 external clock source (as opposed to internal)				
CLKR0	D1	I/O/Z	IPD	McBSP0 receive clock				
CLKX0	E1	I/O/Z	IPD	McBSP0 transmit clock				
DR0	D2	I	IPU	McBSP0 receive data				
DX0	E2	O/Z	IPU	McBSP0 transmit data				
FSR0	C1	I/O/Z	IPD	McBSP0 receive frame sync				
FSX0	E3	I/O/Z	IPD	McBSP0 transmit frame sync				
				TIMER 2				
TOUT2	A4	O/Z	IPD	Timer 2 or general-purpose output				
TINP2	C5	I	IPD	Timer 2 or general-purpose input				
				TIMER 1				
TOUT1	B5	O/Z	IPD	Timer 1 or general-purpose output				
TINP1	A5	I	IPD	Timer 1 or general-purpose input				
				TIMER 0				
TOUT0	D6	O/Z	IPD	Timer 0 or general-purpose output				
TINP0	C6	I	IPD	Timer 0 or general-purpose input				

 $<sup>\</sup>overline{\dagger}$  I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k $\Omega$  IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k $\Omega$  resistor should be used.)

<sup>§</sup> These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

SIGNAL		TYPET	IPD/	DESCRIPTION			
NAME	NO.		IPU‡				
UNIVERSA	UNIVERSAL TEST AND OPERATIONS PHY INTERFACE FOR ASYNCHRONOUS TRANSFER MODE (ATM) [UTOPIA SLAVE]						
	UTOPIA SLAVE (ATM CONTROLLER) – TRANSMIT INTERFACE						
UXCLK	AD11	I		Source clock for UTOPIA transmit driven by Master ATM Controller.  When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.			
UXCLAV	AC14	O/Z		Transmit cell available status output signal from UTOPIA Slave.  0 indicates a complete cell is NOT available for transmit  1 indicates a complete cell is available for transmit			
				When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.			
UXENB	AE15	I	<b>◊</b>	UTOPIA transmit interface enable input signal. Asserted by the Master ATM Controller to indicate that the UTOPIA Slave should put out on the Transmit Data Bus the first byte of valid data and the UXSOC signal in the next clock cycle.  When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.			
UXSOC	AC13	O/Z		Transmit Start-of-Cell signal. This signal is output by the UTOPIA Slave on the rising edge of the UXCLK, indicating that the first valid byte of the cell is available on the 8-bit Transmit Data Bus (UXDATA[7:0]).  When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.			
DX1/ UXADDR4\$ AB11 I/O/Z $\Diamond$		<b>◊</b>	McBSP1 [default] or UTOPIA transmit address pins  As UTOPIA transmit address pins UXADDR[4:0] (I), UTOPIA_EN (BEA11 pin) = 1:  5-bit Slave transmit address input pins driven by the Master ATM Controller to identify and select one of the Slave devices (up to 31 possible) in the ATM System.  UXADDR0 pin is tied off when the UTOPIA peripheral is disabled [UTOPIA_EN (BEA11 pin) = 0]  For the McBSP1 pin functions (UTOPIA_EN (BEA11 pin) = 0 [default]), see the MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1) section of this table.				
FSX1/ UXADDR3§	AB13	I/O/Z	<b>◊</b>	McBSP1 [default] or UTOPIA transmit address pins  As UTOPIA transmit address pins UXADDR[4:0] (I), UTOPIA_EN (BEA11 pin) = 1:			
FSR1/ UXADDR2§	AC9	I/O/Z	<b>♦</b>	5-bit Slave transmit address input pins driven by the Master ATM Controller to identify and select one of the Slave devices (up to 31 possible) in the ATM System.			
DR1/ UXADDR1§	AF11	I	<b>◊</b>	UXADDR0 pin is tied off when the UTOPIA peripheral is disabled [UTOPIA_EN (BEA11 pin) = 0]			
UXADDR0	AE9	I	<b>◊</b>	For the McBSP1 pin functions (UTOPIA_EN (BEA11 pin) = 0 [default]), see the MULTICHAN NEL BUFFERED SERIAL PORT 1 (McBSP1) section of this table.			

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k $\Omega$  IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-k $\Omega$  resistor should be used.)

<sup>§</sup> These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

 $<sup>\</sup>Box$  External pulldowns required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-kΩ resistor must be used to **externally** pull down each of these pins. If these pins are "no connects", then only UXCLK and URCLK need to be pulled down and other pulldowns are not necessary.

<sup>♦</sup> External pullups required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-kΩ resistor must be used to **externally** pull up each of these pins. If these pins are "no connects", then the pullups are not necessary.

SIGNAL		TYPET	IPD/	DESCRIPTION				
NAME	NO.	IPU‡		DESCRIPTION				
UTOPI			SLAVE (A	TM CONTROLLER) – TRANSMIT INTERFACE (CONTINUED)				
UXDATA7 $\Psi$	AD10							
UXDATA6 $\Psi$	AD9							
UXDATA5 $\Psi$	AD8			8-bit Transmit Data Bus				
UXDATA4 $\Psi$	AE8	O/Z		Using the Transmit Data Bus, the UTOPIA Slave (on the rising edge of the UXCLK) transmits the 8-bit ATM cells to the Master ATM Controller.				
UXDATA3 $\Psi$	AF9	0/2		When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), these pins are tied-				
UXDATA2 $\Psi$	AF7			off.				
UXDATA1 $\Psi$	AE7							
UXDATA0 $\Psi$	AD7							
		ι	JTOPIA S	LAVE (ATM CONTROLLER) – RECEIVE INTERFACE				
URCLK $\Psi$	AD12	I		Source clock for UTOPIA receive driven by Master ATM Controller.  When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.				
URCLAV <sup>Ψ</sup>	AF14	O/Z	Receive cell available status output signal from UTOPIA Slave.  0 indicates NO space is available to receive a cell from Master ATM Control  1 indicates space is available to receive a cell from Master ATM Controller					
				When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.				
ŪRENBΨ	AD15	I	<b>◊</b>	UTOPIA receive interface enable input signal. Asserted by the Master ATM Controller to indicate to the UTOPIA Slave to sample the Receive Data Bus (URDATA[7:0]) and URSOC signal in the next clock cycle or thereafter.  When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-off.				
URSOC <sup>Ψ</sup>	AB14	I		Receive Start-of-Cell signal. This signal is output by the Master ATM Controller to indicate the UTOPIA Slave that the first valid byte of the cell is available to sample on the 8-bit Recei Data Bus (URDATA[7:0]).  When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), this pin is tied-or controller.				
CLKX1/ URADDR4§	AB12	I/O/Z	<b>◊</b>	McBSP1 [default] or UTOPIA receive address pins				
CLKS1/ URADDR3§	AC8	I	<b>◊</b>	As UTOPIA receive address pins URADDR[4:0] (I), UTOPIA_EN (BEA11 pin) = 1:  5-bit Slave receive address input pins driven by the Master ATM Controller to identify and select one of the Slave devices (up to 31 possible) in the ATM System.				
CLKR1/ URADDR2§	AC10	I/O/Z	<b>◊</b>	URADDR1 and URADDR0 pins are tied off when the UTOPIA peripheral is disabled [UTOPIA_EN (BEA11 pin) = 0]				
URADDR1 $\Psi$	AF10	I	<b>◊</b>					
URADDR0 $\Psi$	AE10	I	<b>◊</b>	For the McBSP1 pin functions (UTOPIA_EN (BEA11 pin) = 0 [default]), see the MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1) section of this table.				

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

<sup>§</sup> These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.

 $<sup>\</sup>Box$  External pulldowns required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-kΩ resistor must be used to **externally** pull down each of these pins. If these pins are "no connects", then only UXCLK and URCLK need to be pulled down and other pulldowns are not necessary.

<sup>\$\</sup>delta\$ External pullups required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-kΩ resistor must be used to **externally** pull up each of these pins. If these pins are "no connects", then the pullups are not necessary.

ΨThe C6414T device does not support the UTOPIA peripheral; therefore, these standalone UTOPIA pins are **Reserved** (leave unconnected, **do not** connect to power or ground) with the exception of UXCLK and URCLK which should be connected to a 10-kΩ pulldown resistor (see the square [□] footnote).

# SM32C6416T-EP FIXED-POINT DIGITAL SIGNAL PROCESSOR

SGUS056A - MARCH 2005 - REVISED FEBRUARY 2006

SIGNAI	SIGNAL		IPD/			
NAME	NO.	TYPET	IPU‡	DESCRIPTION		
		UTOPIA	SLAVE (A	TM CONTROLLER) – RECEIVE INTERFACE (CONTINUED)		
URDATA7	AF12					
URDATA6	AE11					
URDATA5				8-bit Receive Data Bus.		
URDATA4			_	Using the Receive Data Bus, the UTOPIA Slave (on the rising edge of the URCLK) can receive		
URDATA3	AC12	] '		the 8-bit ATM cell data from the Master ATM Controller.  When the UTOPIA peripheral is disabled (UTOPIA_EN [BEA11 pin] = 0), these pins are tied-		
URDATA2	AE12			off.		
URDATA1	AD14					
URDATA0	AD13					
				RESERVED FOR TEST		
	G14					
	H7					
RSV	N20			Reserved. These pins must be connected directly to CVDD for proper device operation.		
	P7					
	Y13					
RSV	R6			Reserved. This pin must be connected directly to DV <sub>DD</sub> for proper device operation.		
	А3					
	G2					
	Н3					
DCV/	J4			December (Jesus Junes and Africa		
RSV	K6		Reserved (leave unconnected, <i>do not</i> connect to power or ground)	Reserved (leave unconnected, <i>ao not</i> connect to power or ground)		
	N3					
	P3					
	W25		IPD			

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

<sup>‡</sup> IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

<sup>□</sup>External pulldowns required: If UTOPIA is selected (BEA11 = 1) and these pins are connected to other devices, then a 10-kΩ resistor must be used to **externally** pull down each of these pins. If these pins are "no connects", then only UXCLK and URCLK need to be pulled down and other pulldowns are not necessary.

SIGNAL NAME NO. TYPET DESCRIPTION	
SUPPLY VOLTAGE PINS	
DVDD	

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



SIGNAL		TYPET	DESCRIPTION
NAME NO.		TYPET	DESCRIPTION
			SUPPLY VOLTAGE PINS (CONTINUED)
	AA9		
	AA12		
	AA15		
	AA18		
	AB7		
	AB8		
	AB10		3.3-V supply voltage
DVDD	AB17		(see the Power-Supply Decoupling section of this data sheet)
	AB19		
	AB20		
	AE1		
	AE13		
	AE26		
	AF2		
	AF25	S	
	A1		
	A26		
	B2		
	B25		
	C3		
	D4		
	D23		
	E5		
	E22		
	F6		
	F7		1.1-V supply voltage (-600 device)
CVDD	F20		1.2 V supply voltage (-720, -850, -1G devices)
	F21	1	(see the Power-Supply Decoupling section of this data sheet)
	G6	1	
	G7		
	G8	1	
	G10	1	
	G11	1	
	G13		
	G16	1	
	G17	1	
	G19	1	
	G20	1	

G20

† I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



NAME NO. TYPET DESCRIPTION  GROUND PINS	
GROUND PINS	
A8 A19 B3 B13 B24 C2 C4 C23 C25 D3 D5 D22 D24 E4 E6 E9 E18 E21 E23 F8 F10 F11 F11 F13 F14 F16 F17 F19 F22 G9 G15 G18 H1 H6 H21 H26 J5 J7	

J7

† I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



SIGNAL				
NAME	NO.	TYPET	DESCRIPTION	
			GROUND PINS (CONTINUED)	
	J20			
	J22			
	K21			
	L6			
	L21			
	M7			
	M20			
	N6			
	N21			
	N25			
	P2			
	P6			
	P21			
	R7			
	R20			
	T6	GND		
	T21			
	U6			
	U21 V5			
VSS	V5 V7		Ground pins	
	V20			
	V20 V22			
	W1			
	W6			
	W21	1		
	W26	1		
	Y9			
	Y12	1		
	Y15	1		
	Y18	1		
	AA5	1		
	AA8	1		
	AA10			
	AA11			
	AA13			
	AA14			
	AA16			
	AA17			

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



# SM32C6416T-EP FIXED-POINT DIGITAL SIGNAL PROCESSOR

SGUS056A - MARCH 2005 - REVISED FEBRUARY 2006

SIGNA	L	TVDET	DECORIDATION		
NAME	NO.	TYPET	DESCRIPTION		
			GROUND PINS (CONTINUED)		
	AA19	]			
	AA22	]			
	AB4	]			
	AB6	]			
	AB9	]			
	AB18	]			
	AB21				
	AB23	GND			
	AC3				
	AC5				
VSS	AC22		Ground pins		
	AC24				
	AD2				
	AD4				
	AD23				
	AD25	]			
	AE3				
	AE14				
	AE24				
	AF8	[			
	AF19				

<sup>†</sup> I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

## SM32C6416T-EP FIXED-POINT DIGITAL SIGNAL PROCESSOR

SGUS056A - MARCH 2005 - REVISED FEBRUARY 2006

#### development support

Texas Instruments offers an extensive line of development tools for the TMS320C6000™ DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of C6000™ DSP-based applications:

#### **Software Development Tools:**

Code Composer Studio<sup>™</sup> Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS<sup>™</sup>), which provides the basic run-time target software needed to support any DSP application.

#### **Hardware Development Tools:**

Extended Development System (XDS™) Emulator (supports C6000™ DSP multiprocessor system debug) EVM (Evaluation Module)

For a complete listing of development-support tools for the TMS320C6000™ DSP platform, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL). For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Code Composer Studio, DSP/BIOS, and XDS are trademarks of Texas Instruments.



#### device support

#### device and development-support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™ DSP devices and support tools. Each TMS320™ DSP commercial family member has one of three prefixes: SMX, TMP, or SM/SMJ. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (SMX/TMDX) through fully qualified production devices/tools (SM/SMJ/TMDS).

#### Device development evolutionary flow:

SMX Preproduction device that is not necessarily representative of the final device's electrical

specifications

**TMP** Final silicon die that conforms to the device's electrical specifications but has not completed

quality and reliability verification

**SM/SMJ** Fully qualified production device

#### Support tool development evolutionary flow:

**TMDX** Development-support product that has not yet completed Texas Instruments internal qualification

testing

**TMDS** Fully qualified development-support product

SMX and TMP devices and TMDX development-support tools are shipped with appropriate disclaimers describing their limitations and intended uses. Experimental devices (SMX) may not be representative of a final product and Texas Instruments reserves the right to change or discontinue these products without notice.

SM/SMJ devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (SMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GLZ), the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -720 is 720-MHz). Figure 5 provides a legend for reading the complete device name for any C64x DSP generation member.


For device part numbers and further ordering information, see the TI website (http://www.ti.com) or contact your TI sales representative.

Table 30. C6416T Device Part Numbers (P/Ns)

DEVICE ORDERABLE P/N	DEVICE SPEED		AND I/O FAGE	OPERATING CASE	
DEVICE ORDERABLE F/N	DEVICE SPEED	CV <sub>DD</sub> (CORE)	DV <sub>DD</sub> (I/O)	TEMPERATURE RANGE	
SM32C6416TGLZA6EP	600 MHz (Product Preview)	1.1 V	3.3 V	–40°C to 105°C	
SM32C6416TGLZA7EP	720 MHz (Product Preview)	1.2 V	3.3 V	–40°C to 105°C	
SM32C6416TGLZA8EP	850 MHz	1.2 V	3.3 V	−40°C to 105°C	
SM32C6416TGLZI1EP	1 GHz	1.2 V	3.3 V	−40°C to 85°C	



#### device and development-support tool nomenclature (continued)



- NOTES: A. Not all speed grade/processing level combinations are available.
  - B. The extended temperature "A version" devices may have different operating conditions than the commercial temperature devices.
    - See the Recommended Operating Conditions section of this data sheet for more details.
  - C. BGA = Ball Grid Array
  - D. For the actual device part numbers (P/Ns) and ordering information, see the TI website (www.ti.com).

Figure 5. C64x DSP Device Nomenclature

For additional information, see the *TMS320C6414T*, *TMS320C6415T*, and *TMS320C6416T Digital Signal Processors Silicon Errata* (literature number SPRZ216)

#### documentation support

Extensive documentation supports all TMS320<sup>TM</sup> DSP family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000<sup>TM</sup> DSP devices:

The *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189) describes the C6000™ DSP CPU (core) architecture, instruction set, pipeline, and associated interrupts.

The *TMS320C6000 DSP Peripherals Overview Reference Guide* (literature number SPRU190) provides an overview and briefly describes the functionality of the peripherals available on the C6000<sup>™</sup> DSP platform of devices. This document also includes a table listing the peripherals available on the C6000 devices along with literature numbers and hyperlinks to the associated peripheral documents.

The *TMS320C6000 Technical Brief* (literature number SPRU197) gives an introduction to the TMS320C62x<sup>™</sup>/TMS320C67x<sup>™</sup> devices, associated development tools, and third-party support.

TMS320C67x is a trademark of Texas Instruments



#### documentation support (continued)

The *TMS320C64x Technical Overview* (literature number SPRU395) gives an introduction to the C64x<sup>™</sup> digital signal processor, and discusses the application areas that are enhanced by the C64x<sup>™</sup> DSP VelociTI.2<sup>™</sup> VLIW architecture.

The TMS320C6414T, TMS320C6415T, and TMS320C6416T Digital Signal Processors Silicon Errata (literature number SPRZ216) describes the known exceptions to the functional specifications for the TMS320C6414T, TMS320C6415T, and TMS320C6416T devices.

The *Using IBIS Models for Timing Analysis* application report (literature number SPRA839) describes how to properly use IBIS models to attain accurate timing analysis for a given system.

The *Migrating From TMS320C6416/15/14 to TMS320C6416T/15T/14T* application report (literature number SPRA981) provides more detailed information on the device compatibility, similarities/differences, and migration from a TMS320C6416 device to the TMS320C6414T/C6415T/C6416T devices.

The tools support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE). For a complete listing of C6000™ DSP latest documentation, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL).

#### clock PLL

Most of the internal C64x<sup>™</sup> DSP clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which multiplies the source clock frequency to generate the internal CPU clock, or bypasses the PLL to become the internal CPU clock.

To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. Figure 6 shows the external PLL circuitry for either x1 (PLL bypass) or other PLL multiply modes.

To ensure proper operation of the PLL, a specified power-on reset sequence must be followed. For more detail on the specified power-on reset sequence, see the power-supply sequencing section of this data sheet.

To minimize the clock jitter, a single clean power supply should power both the C64x™ DSP device and the external clock oscillator circuit. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see the *input and output clocks* electricals section.


Rise/fall times, duty cycles (high/low pulse durations), and the load capacitance of the external clock source must meet the DSP requirements in this data sheet (see the *electrical characteristics over recommended ranges of supply voltage and operating case temperature* table and the *input and output clocks* electricals section). Table 31 lists some examples of compatible CLKIN external clock sources:

**Table 31. Compatible CLKIN External Clock Sources** 

COMPATIBLE PARTS FOR EXTERNAL CLOCK SOURCES (CLKIN)	PART NUMBER	MANUFACTURER	
	JITO-2	Fox Electronix	
O a s'Hatara	STA series, ST4100 series	SaRonix Corporation	
Oscillators	SG-636	Epson America	
	342	Corning Frequency Control	
PLL	ICS525-02	Integrated Circuit Systems	



#### clock PLL (continued)



(For the PLL Options, CLKMODE Pins Setup, and PLL Clock Frequency Ranges, see Table 32.)

- NOTES: A. Place all PLL external components (C1, C2, and the EMI Filter) as close to the C6000™ DSP device as possible. For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than the ones shown.
  - B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (C1, C2, and the EMI Filter).
  - C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV<sub>DD</sub>.
  - D. EMI filter manufacturer TDK part number ACF451832-333, -223, -153, -103. Panasonic part number EXCCET103U.

Figure 6. External PLL Circuitry for Either PLL Multiply Modes or x1 (Bypass) Mode

#### clock PLL (continued)

Table 32. TMS320C64x PLL Multiply Factor Options, Clock Frequency Ranges, and Typical Lock Time†‡

	GLZ PACKAGE – 23 x 23 mm BGA										
CLKMODE1	CLKMODE0	CLKMODE (PLL MULTIPLY FACTORS)	CLKIN RANGE (MHz)	CPU CLOCK FREQUENCY RANGE (MHz)	CLKOUT4 RANGE (MHz)	CLKOUT6 RANGE (MHz)	TYPICAL LOCK TIME (μs)§				
0	0	Bypass (x1)	0–100	0–100	0–25	0–16.6	N/A				
0	1	х6	42-75	252-450	63–112.5	42–75					
1	0	x12	42-75	504-900	126–225	84–150	75				
1	1	x20	25-50	500-1000	125–250	83.3-166.6					

<sup>†</sup> These clock frequency range values are applicable to a C64x–600, –720, -850, and –1000-MHz speed devices. For more detailed information, see the CLKIN timing requirements table for the specific device speed.

#### general-purpose input/output (GPIO)


To use the GP[15:0] software-configurable GPIO pins, the GPxEN bits in the GP Enable (GPEN) Register and the GPxDIR bits in the GP Direction (GPDIR) Register must be properly configured.

GPxEN = 1 GP[x] pin is enabled GPxDIR = 0 GP[x] pin is an input

GPxDIR = 1 GP[x] pin is an output

where "x" represents one of the 15 through 0 GPIO pins

Figure 7 shows the GPIO enable bits in the GPEN register. To use any of the GPx pins as general-purpose input/output functions, the corresponding GPxEN bit must be set to "1" (enabled). Default values are device-specific, see Figure 7 for the C6416T default configuration.



**Legend:** R/W = Readable/Writable; -n = value after reset, -x = undefined value after reset


Figure 7. GPIO Enable Register (GPEN) [Hex Address: 01B0 0000]

Use external pullup resistors on the CLKMODE pins (CLKMODE1 and CLKMODE0) to set the C64x device to one of the valid PLL multiply clock modes (x6, x12, or x20). With internal pulldown resistors on the CLKMODE pins (CLKMODE1, CLKMODE0), the default clock mode is x1 (bypass).

<sup>§</sup> Under some operating conditions, the maximum PLL lock time may vary by as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 μs, the maximum value may be as long as 250 μs.

#### general-purpose input/output (GPIO) (continued)

Figure 8 shows the GPIO direction bits in the GPDIR register. This register determines if a given GPIO pin is an input or an output providing the corresponding GPxEN bit is enabled (set to "1") in the GPEN register. By default, all the GPIO pins are configured as input pins.




**Legend:** R/W = Readable/Writable; -n = value after reset, -x = undefined value after reset

Figure 8. GPIO Direction Register (GPDIR) [Hex Address: 01B0 0004]

For more detailed information on general-purpose inputs/outputs (GPIOs), see the *TMS320C6000 DSP General-Purpose Input/Output (GPIO) Reference Guide* (literature number SPRU584).

#### power-down mode logic

Figure 9 shows the power-down mode logic.




<sup>†</sup> External input clocks, with the exception of CLKIN, are *not* gated by the power-down mode logic.

Figure 9. Power-Down Mode Logic<sup>†</sup>



#### triggering, wake-up, and effects

The power-down modes and their wake-up methods are programmed by setting the PWRD field (bits 15–10) of the control status register (CSR). The PWRD field of the CSR is shown in Figure 10 and described in Table 33. When writing to the CSR, all bits of the PWRD field should be set at the same time. Logic 0 should be used when writing to the reserved bit (bit 15) of the PWRD field. The CSR is discussed in detail in the *TMS320C6000 CPU* and *Instruction Set Reference Guide* (literature number SPRU189).



**Legend:** R/W-x = Read/write reset value

NOTE: The shadowed bits are not part of the power-down logic discussion and therefore are not covered here. For information on these other bit fields in the CSR register, see the *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189).

#### Figure 10. PWRD Field of the CSR Register

A delay of up to nine clock cycles may occur after the instruction that sets the PWRD bits in the CSR before the PD mode takes effect. As best practice, NOPs should be padded after the PWRD bits are set in the CSR to account for this delay.

If PD1 mode is terminated by a non-enabled interrupt, the program execution returns to the instruction where PD1 took effect. If PD1 mode is terminated by an enabled interrupt, the interrupt service routine will be executed first, then the program execution returns to the instruction where PD1 took effect. In the case with an enabled interrupt, the GIE bit in the CSR and the NMIE bit in the interrupt enable register (IER) must also be set in order for the interrupt service routine to execute; otherwise, execution returns to the instruction where PD1 took effect upon PD1 mode termination by an enabled interrupt.

PD2 and PD3 modes can only be aborted by device reset. Table 33 summarizes all the power-down modes.

PRWD FIELD (BITS 15–10)	POWER-DOWN MODE	WAKE-UP METHOD	EFFECT ON CHIP'S OPERATION
000000	No power-down	_	_
001001	PD1	Wake by an enabled interrupt	CPU halted (except for the interrupt logic) Power-down mode blocks the internal clock inputs at the
010001 PD1 Wake by an enabled or non-enabled interrupt		Wake by an enabled or non-enabled interrupt	boundary of the CPU, preventing most of the CPU logic from switching. During PD1, EDMA transactions can proceed between peripherals and internal memory.

Table 33. Characteristics of the Power-Down Modes

<sup>†</sup> When entering PD2 and PD3, all functional I/O remains in the previous state. However, for peripherals which are asynchronous in nature or peripherals with an external clock source, output signals may transition in response to stimulus on the inputs. Under these conditions, peripherals will not operate according to specifications.



Table 33. Characteristics of the Power-Down Modes

PRWD FIELD (BITS 15–10)	POWER-DOWN MODE	WAKE-UP METHOD	EFFECT ON CHIP'S OPERATION				
011010	PD2†	Wake by a device reset	Output clock from PLL is halted, stopping the internal clock structure from switching and resulting in the entire chip being halted. All register and internal RAM contents are preserved. All functional I/O "freeze" in the last state when the PLL clock is turned off.				
011100	PD3†	Wake by a device reset	Input clock to the PLL stops generating clocks. All register and internal RAM contents are preserved. All functional I/O "freeze" in the last state when the PLL clock is turned off. Following reset, the PLL needs time to re-lock, just as it does following power-up. Wake-up from PD3 takes longer than wake-up from PD2 because the PLL needs to be re-locked, just as it does following power-up.				
All others	Reserved	_	_				

<sup>†</sup> When entering PD2 and PD3, all functional I/O remains in the previous state. However, for peripherals which are asynchronous in nature or peripherals with an external clock source, output signals may transition in response to stimulus on the inputs. Under these conditions, peripherals will not operate according to specifications.

#### C64x power-down mode with an emulator

If user power-down modes are programmed, and an emulator is attached, the modes will be masked to allow the emulator access to the system. This condition prevails until the emulator is reset or the cable is removed from the header. If power measurements are to be performed when in a power-down mode, the emulator cable should be removed.

When the DSP is in power-down mode PD2 or PD3, emulation logic will force any emulation execution command (such as Step or Run) to spin in IDLE. For this reason, PC writes (such as loading code) will fail. A DSP reset will be required to get the DSP out of PD2/PD3.

#### power-supply sequencing

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time (>1 second) if the other supply is below the proper operating voltage.

#### power-supply design considerations

A dual-power supply with simultaneous sequencing can be used to eliminate the delay between core and I/O power up. A Schottky diode can also be used to tie the core rail to the I/O rail (see Figure 11).



#### power-supply design considerations (continued)




Figure 11. Schottky Diode Diagram

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000™ platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.

#### power-supply decoupling

In order to properly decouple the supply planes from system noise, place as many capacitors (caps) as possible close to the DSP. Assuming 0603 caps, the user should be able to fit a total of 60 caps, 30 for the core supply and 30 for the I/O supply. These caps need to be close to the DSP power pins, no more than 1.25 cm maximum distance to be effective. Physically smaller caps, such as 0402, are better because of their lower parasitic inductance. Proper capacitance values are also important. Small bypass caps (near 560 pF) should be closest to the power pins. Medium bypass caps (220 nF or as large as can be obtained in a small package) should be next closest. TI recommends no less than 8 small and 8 medium caps per supply (32 total) be placed immediately next to the BGA vias, using the "interior" BGA space and at least the corners of the "exterior".

Eight larger caps (4 for each supply) can be placed further away for bulk decoupling. Large bulk caps (on the order of  $100~\mu\text{F}$ ) should be furthest away (but still as close as possible). No less than 4 large caps per supply (8 total) should be placed outside of the BGA.

Any cap selection needs to be evaluated from a yield/manufacturing point-of-view. As with the selection of any component, verification of capacitor availability over the product's production lifetime should be considered.

#### IEEE 1149.1 JTAG compatibility statement

The C6416T DSP requires that both  $\overline{TRST}$  and  $\overline{RESET}$  be asserted upon power up to be properly initialized. While  $\overline{RESET}$  initializes the DSP core,  $\overline{TRST}$  initializes the DSP emulation logic. Both resets are required for proper operation.

Note: TRST is synchronous and *must* be clocked by TCLK; otherwise, BSCAN may not respond as expected after TRST is asserted.

While both TRST and RESET need to be asserted upon power up, only RESET needs to be released for the DSP to boot properly. TRST may be asserted indefinitely for normal operation, keeping the JTAG port interface and DSP emulation logic in the reset state. TRST only needs to be released when it is necessary to use a JTAG controller to debug the DSP or exercise the DSP boundary scan functionality. RESET must be released only in order for boundary-scan JTAG to read the variant field of IDCODE correctly. Other boundary-scan instructions work correctly independent of current state of RESET.

For maximum reliability, the DSP includes an internal pulldown (IPD) on the  $\overline{TRST}$  pin to ensure that  $\overline{TRST}$  will always be asserted upon power up and the DSP internal emulation logic will always be properly initialized. JTAG controllers from Texas Instruments actively drive  $\overline{TRST}$  high. However, some third-party JTAG controllers may not drive  $\overline{TRST}$  high but expect the use of a pullup resistor on  $\overline{TRST}$ . When using this type of JTAG controller, assert  $\overline{TRST}$  to initialize the DSP after power up and externally drive  $\overline{TRST}$  high before attempting any emulation or boundary scan operations.

Following the release of RESET, the low-to-high transition of TRST must be "seen" to latch the state of EMU1 and EMU0. The EMU[1:0] pins configure the device for either Boundary Scan mode or Emulation mode. For more detailed information, see the terminal functions section of this data sheet.

Note: The DESIGN\_WARNING section of the C6414T, C6415T, C6416T GLZ BSDL file contains information and constraints regarding proper device operation while in Boundary Scan Mode.

For more detailed information on the JTAG emulation, see the *TMS320C6000 DSP Designing for JTAG Emulation Reference Guide* (literature number SPRU641).

#### **EMIF** device speed

The rated EMIF speed, referring to both EMIFA and EMIFB, of these devices only applies to the SDRAM interface when in a system that meets the following requirements:

- 1 chip-enable (CE) space (maximum of 2 chips) of SDRAM connected to EMIF
- up to 1 CE space of buffers connected to EMIF
- EMIF trace lengths between 1 and 3 inches
- 166-MHz SDRAM for 133-MHz operation (applies only to EMIFA)
- 143-MHz SDRAM for 100-MHz operation

Timing analysis must be done to verify all ac timings are met for all configurations. Verification of ac timings is mandatory when using configurations other than those specified above. TI recommends utilizing I/O buffer information specification (IBIS) to analyze all ac timings.

To properly use IBIS models to attain accurate timing analysis for a given system, see the *Using IBIS Models* for *Timing Analysis* application report (literature number SPRA839).

To maintain signal integrity, serial termination resistors should be inserted into all EMIF output signal lines (see the Terminal Functions table for the EMIF output signals).



## SM32C6416T-EP FIXED-POINT DIGITAL SIGNAL PROCESSOR

SGUS056A - MARCH 2005 - REVISED FEBRUARY 2006

#### bootmode

The device resets using the active-low signal RESET. While RESET is low, the device is held in reset and is initialized to the prescribed reset state. Refer to reset timing for reset timing characteristics and states of device pins during reset. The release of RESET starts the processor running with the prescribed device configuration and boot mode.

The C6416T has three types of boot modes:

#### Host boot

If host boot is selected, upon release of RESET, the CPU is internally "stalled" while the remainder of the device is released. During this period, an external host can initialize the CPU memory space as necessary through the host interface, including internal configuration registers, such as those that control the EMIF or other peripherals. The HPI peripheral is used for host boot if PCI\_EN = 0, and the PCI peripheral is used for host boot if PCI\_EN = 1. Once the host is finished with all necessary initialization, it must set the DSPINT bit in the HPIC register to complete the boot process. This transition causes the boot configuration logic to bring the CPU out of the "stalled" state. The CPU then begins execution from address 0. The DSPINT condition is not latched by the CPU, because it occurs while the CPU is still internally "stalled". Also, DSPINT brings the CPU out of the "stalled" state only if the host boot process is selected. All memory may be written to and read by the host. This allows for the host to verify what it sends to the DSP if required. After the CPU is out of the "stalled" state, the CPU needs to clear the DSPINT, otherwise, no more DSPINTs can be received.

#### EMIF boot (using default ROM timings)

Upon the release of RESET, the 1K-Byte ROM code located in the beginning of CE1 is copied to address 0 by the EDMA using the default ROM timings, while the CPU is internally "stalled". The data should be stored in the endian format that the system is using. In this case, the EMIF automatically assembles consecutive 8-bit bytes to form the 32-bit instruction words to be copied. The transfer is automatically done by the EDMA as a single-frame block transfer from the ROM to address 0. After completion of the block transfer, the CPU is released from the "stalled" state and starts running from address 0.

#### No boot

With no boot, the CPU begins direct execution from the memory located at address 0. Note: operation is undefined if invalid code is located at address 0.

#### reset

A hardware reset (RESET) is required to place the DSP into a known good state out of power-up. The RESET signal can be asserted (pulled low) prior to ramping the core and I/O voltages or after the core and I/O voltages have reached their proper operating conditions. As a best practice, reset should be held low during power-up. Prior to deasserting RESET (low-to-high transition), the core and I/O voltages should be at their proper operating conditions and CLKIN should also be running at the correct frequency.



## SM32C6416T-EP FIXED-POINT DIGITAL SIGNAL PROCESSOR

SGUS056A - MARCH 2005 - REVISED FEBRUARY 2006

## absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Supply voltage ranges:	CV <sub>DD</sub> (see Note 1)		– 0.5 V to 1.5 V
	DV <sub>DD</sub> (see Note 1)		
Input voltage ranges:	(except PCI), V <sub>I</sub>		
	(PCI), V <sub>IP</sub>		0.5 V to DV <sub>DD</sub> + 0.5 V
Output voltage ranges:	(except PCI), VO.		
,	(PCI), V <sub>OP</sub>		0.5 V to DV <sub>DD</sub> + 0.5 V
Operating case tempera	ature ranges, T <sub>C</sub> :	(A version)	40°C to 105°C
		(I version)	40°C to 85°C
Storage temperature ra	nge, T <sub>sta</sub>	·	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

				MIN	NOM	MAX	UNIT
CV <sub>DD</sub>	Supply voltage, Core (-600 <sup>‡</sup> devices)			1.05	1.1	1.16	V
C∨ <sub>DD</sub>	Supply voltage, Core (-720 <sup>‡</sup> , -85	), 1G devices) <sup>†</sup>		1.16	1.2	1.24	V
$DV_{DD}$	Supply voltage, I/O			3.14	3.3	3.46	V
$V_{SS}$	Supply ground		0	0	0	V	
VIН	High-level input voltage (except PCI)		2			V	
VIL	Low-level input voltage (except F	CI)				0.8	
VIP	Input voltage (PCI)			-0.5		0.8 DV <sub>DD</sub> + 0.5	
VIHP	High-level input voltage (PCI)			0.5DV <sub>DD</sub>		DV <sub>DD</sub> + 0.5	V
$V_{\text{ILP}}$	Low-level input voltage (PCI)			-0.5		0.3DV <sub>DD</sub>	V
<b>T</b> .	Operating case temperature	A version	_	-40		105	•c
TC		I version		-40		85	

<sup>†</sup> Future variants of the C641xT DSPs may operate at voltages ranging from 1 V to 1.2 V to provide a range of system power/performance options. TI highly recommends that users design-in a supply that can handle multiple voltages within this range (with ±3% tolerances) by implementing simple board changes such as reference resistor values or input pin configuration modifications. Examples of such supplies include the PT5406, PT5815, PT6476, PT6505, and PT6719 series from Power Trends, a subsidiary of Texas Instruments. Not incorporating a flexible supply may limit the system's ability to easily adapt to future versions of C641xT devices.



NOTE 1: All voltage values are with respect to VSS

<sup>‡</sup> Product Preview devices.

## electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		MIN	TYP	MAX	UNIT
Vон	High-level output voltage (except PCI)	$DV_{DD} = MIN,$	I <sub>OH</sub> = MAX	2.4			V
VOHP	High-level output voltage (PCI)	$I_{OHP} = -0.5 \text{ mA},$	DV <sub>DD</sub> = 3.3 V	0.9DV <sub>DD</sub> ¶			٧
VOL	Low-level output voltage (except PCI)	$DV_{DD} = MIN,$	I <sub>OL</sub> = MAX			0.4	V
VOLP	Low-level output voltage (PCI)	I <sub>OLP</sub> = 1.5 mA,	DV <sub>DD</sub> = 3.3 V			0.1DV <sub>DD</sub> ¶	V
	Input current (except PCI) [dc]	V <sub>I</sub> = V <sub>SS</sub> to DV <sub>DD</sub> no opposing internal resistor				±1	μΑ
II		V <sub>I</sub> = V <sub>SS</sub> to DV <sub>DD</sub> opposing internal pullup resistor <sup>‡</sup>		-200	-100	-50	μА
		V <sub>I</sub> = V <sub>SS</sub> to DV <sub>DD</sub> opposing internal pulldown resistor <sup>‡</sup>		50	100	200	μΑ
l <sub>IP</sub>	Input leakage current (PCI) [dc]§	0 < V <sub>IP</sub> < DV <sub>DD</sub> = 3.3 V				±10	μА
		EMIF, CLKOUT4, CLKOUT6, EMUx				-8	mA
lон	High-level output current [dc]	Timer, UTOPIA, TDO, GPIO (Excluding GP[15:9, 2, 1]), McBSP				-4	mA
		PCI/HPI				−0.5¶	mA
		EMIF, CLKOUT4, CLKOUT6, EMUx				8	mA
lOL	Low-level output current [dc]	Timer, UTOPIA, TDO, GPIO (Excluding GP[15:9, 2, 1]), McBSP				4	mA
		PCI/HPI				1.5¶	mA
loz	Off-state output current [dc]	V <sub>O</sub> = DV <sub>DD</sub> or 0 V				±20	μΑ
ICDD	Core supply current#	CV <sub>DD</sub> = 1.2 V, CPU clock = 720 MHz			713		mA
ICDD	Core supply current#	CV <sub>DD</sub> = 1.2 V, CPU	J clock = 850 MHz		824		mA
	Cara aurantu aurana 4#	CV <sub>DD</sub> = 1.2 V, CPU clock = 1 GHz			952		mA
ICDD	Core supply current#	CV <sub>DD</sub> = 1.1 V, CPU clock = 600 MHz			558		mA
IDDD	I/O supply current <sup>#</sup>	DV <sub>DD</sub> = 3.3 V, CPU clock = 720 MHz			151		mA
Ci	Input capacitance					2	pF
Co	Output capacitance					3	pF

<sup>†</sup> For test conditions shown as MIN, MAX, or NOM, use the appropriate value specified in the recommended operating conditions table.

#### recommended clock and control signal transition behavior

All clocks and control signals must transition between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.

<sup>&</sup>lt;sup>‡</sup> Applies only to pins with an internal pullup (IPU) or pulldown (IPD) resistor.


<sup>§</sup> PCI input leakage currents include Hi-Z output leakage for all bidirectional buffers with 3-state outputs.

<sup>¶</sup> These rated numbers are from the PCI specification version 2.3. The dc specification and ac specification are defined in Tables 4-3 and 4-4, respectively.

<sup>#</sup> Measured with average activity (50% high/50% low power). The actual current draw is highly application-dependent. For more details on core and I/O activity, refer to the TMS320C6414T/15T/16T Power Consumption Application Report (literature number SPRAA45).

<sup>||</sup> Product Preview device

#### PARAMETER MEASUREMENT INFORMATION



NOTE: The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. A transmission line with a delay of 2 ns or longer can be used to produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns or longer) from the data sheet timings.

Input requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin.

#### Figure 12. Test Load Circuit for AC Timing Measurements

The tester load circuit is for characterization and measurement of ac timing signals. This load does not indicate the maximum load the device is capable of driving.

#### signal transition levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.




Figure 13. Input and Output Voltage Reference Levels for AC Timing Measurements

All rise and fall transition timing parameters are referenced to  $V_{IL}$  MAX and  $V_{IH}$  MIN for input clocks,  $V_{OL}$  MAX and  $V_{OHP}$  MIN for output clocks,  $V_{ILP}$  MAX and  $V_{OHP}$  MIN for PCI input clocks, and  $V_{OLP}$  MAX and  $V_{OHP}$  MIN for PCI output clocks.




Figure 14. Rise and Fall Transition Time Voltage Reference Levels

#### signal transition rates

All timings are tested with an input edge rate of 4 Volts per nanosecond (4 V/ns).



### PARAMETER MEASUREMENT INFORMATION (CONTINUED)

### timing parameters and board routing analysis


The timing parameter values specified in this data sheet do *not* include delays by board routings. As a good board design practice, such delays must *always* be taken into account. Timing values may be adjusted by increasing/decreasing such delays. Texas Instruments recommends utilizing the available I/O buffer information specification (IBIS) models to analyze the timing characteristics correctly. To properly use IBIS models to attain accurate timing analysis for a given system, see the *Using IBIS Models for Timing Analysis* application report (SPRA839). If needed, external logic hardware such as buffers may be used to compensate any timing differences.

For inputs, timing is most impacted by the round-trip propagation delay from the DSP to the external device and from the external device to the DSP. This round-trip delay tends to negatively impact the input setup time margin, but also tends to improve the input hold time margins (see Table 34 and Figure 15).

Figure 15 represents a general transfer between the DSP and an external device. Figure 15 also represents board route delays and how they are perceived by the DSP and the external device.

NO. **DESCRIPTION** 1 Clock route delay 2 Minimum DSP hold time 3 Minimum DSP setup time 4 External device hold time requirement 5 External device setup time requirement 6 Control signal route delay 7 External device hold time 8 External device access time 9 DSP hold time requirement 10 DSP setup time requirement 11 Data route delay

**Table 34. Board-Level Parameters Example (see Figure 15)** 



<sup>†</sup> Control signals include data for Writes.

Figure 15. Board-Level Input/Output Timings



 $<sup>\</sup>ensuremath{\ddagger}$  Data signals are generated during Reads from an external device.

### **INPUT AND OUTPUT CLOCKS**

### timing requirements for CLKIN for -600 devices<sup>†‡§</sup> (see Figure 16)

				-600							
NO.			PLL MODE x20		PLL MODE x12		PLL MODE x6		x1 (BYPASS)		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	t <sub>c</sub> (CLKIN)	Cycle time, CLKIN	33.3	40	20	23.8	13.3	23.8	0	10	ns
2	tw(CLKINH)	Pulse duration, CLKIN high	0.4C		0.40		0.4C		0.45C		ns
3	tw(CLKINL)	Pulse duration, CLKIN low	0.4C		0.4C		0.4C		0.45C		ns
4	t <sub>t</sub> (CLKIN)	Transition time, CLKIN	DF	5		5		5		1	ns
5	tJ(CLKIN)	Period jitter, CLKIN		0.02C		0.02C		0.02C		0.02C	ns

<sup>&</sup>lt;sup>†</sup> The reference points for the rise and fall transitions are measured at V<sub>IL</sub> MAX and V<sub>IH</sub> MIN.

### timing requirements for CLKIN for -720 devices<sup>†‡§</sup> (see Figure 16)

			-720								
NO.			PLL MOD	DE x20	PLL MOI	DE x12	PLL MO	DE x6	x1 (BYP	ASS)	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	t <sub>c</sub> (CLKIN)	Cycle time, CLKIN	27.7	40	16.6	23.8	13.3	23.8	0	10	ns
2	tw(CLKINH)	Pulse duration, CLKIN high	0.4C		0.40		0.4C		0.45C		ns
3	tw(CLKINL)	Pulse duration, CLKIN low	0.4C		0.4C		0.4C		0.45C		ns
4	t <sub>t</sub> (CLKIN)	Transition time, CLKIN	0	5		5		5		1	ns
5	<sup>t</sup> J(CLKIN)	Period jitter, CLKIN		0.02C		0.02C		0.02C		0.02C	ns

<sup>†</sup>The reference points for the rise and fall transitions are measured at V<sub>IL</sub> MAX and V<sub>IH</sub> MIN.

<sup>&</sup>lt;sup>‡</sup> For more details on the PLL multiplier factors (x6, x12, x20), see the *Clock PLL* section of this data sheet.

<sup>§</sup> C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.

For more details on the PLL multiplier factors (x6, x12, x20), see the Clock PLL section of this data sheet.

<sup>§</sup> C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.

## timing requirements for CLKIN for -850 devices<sup>†‡§</sup> (see Figure 16)

				-850								
NO.			PLL MODE x20		PLL MODE x12		PLL MODE x6		x1 (BYF	PASS)	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
1	tc(CLKIN)	Cycle time, CLKIN	23.5	40	14	23.8	13.3	23.8	0	10	ns	
2	tw(CLKINH)	Pulse duration, CLKIN high	0.4C		0.4C		0.4C		0.45C		ns	
3	tw(CLKINL)	Pulse duration, CLKIN low	0.4C		0.4C		0.4C		0.45C		ns	
4	tt(CLKIN)	Transition time, CLKIN		5		5	·	5	·	1	ns	
5	tJ(CLKIN)	Period jitter, CLKIN		0.02C		0.02C		0.02C		0.02C	ns	

<sup>&</sup>lt;sup>†</sup> The reference points for the rise and fall transitions are measured at V<sub>IL</sub> MAX and V<sub>IH</sub> MIN.

## timing requirements for CLKIN for -1G devices<sup>†‡§</sup> (see Figure 16)

						-1	G				
NO.			PLL MODE x20		PLL MODE x12		PLL MODE x6		x1 (BYPASS)		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1	tc(CLKIN)	Cycle time, CLKIN	20	40	13.3	23.8	13.3	23.8	0	10	ns
2	tw(CLKINH)	Pulse duration, CLKIN high	0.4C		0.4C		0.4C		0.45C		ns
3	tw(CLKINL)	Pulse duration, CLKIN low	0.4C		0.4C		0.4C		0.45C		ns
4	t <sub>t</sub> (CLKIN)	Transition time, CLKIN	·	5		5	·	5		1	ns
5	tJ(CLKIN)	Period jitter, CLKIN		0.02C		0.02C		0.02C	_	0.02C	ns

 $<sup>\</sup>dagger$  The reference points for the rise and fall transitions are measured at V<sub>IL</sub> MAX and V<sub>IH</sub> MIN.

<sup>§</sup> C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.




Figure 16. CLKIN Timing

<sup>&</sup>lt;sup>‡</sup> For more details on the PLL multiplier factors (x6, x12, x20), see the *Clock PLL* section of this data sheet.

<sup>§</sup> C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.

<sup>‡</sup> For more details on the PLL multiplier factors (x6, x12, x20), see the *Clock PLL* section of this data sheet.

### **INPUT AND OUTPUT CLOCKS (CONTINUED)**

# switching characteristics over recommended operating conditions for CLKOUT4<sup>†‡</sup>\$ (see Figure 17)

NO.		PARAMETER	-600¶, - -850, - CLKMODE x12, x	-1G = x1, x6,	UNIT
			MIN	MAX	
1	tJ(CKO4)	Period jitter, CLKOUT4	0	±175	ps
2	tw(CKO4H)	Pulse duration, CLKOUT4 high	2P - 0.7	2P + 0.7	ns
3	tw(CKO4L)	Pulse duration, CLKOUT4 low	2P - 0.7	2P + 0.7	ns
4	tt(CKO4)	Transition time, CLKOUT4		1	ns

<sup>&</sup>lt;sup>†</sup> The reference points for the rise and fall transitions are measured at V<sub>OL</sub> MAX and V<sub>OH</sub> MIN.

<sup>¶</sup> Product Preview devices




Figure 17. CLKOUT4 Timing

# switching characteristics over recommended operating conditions for CLKOUT6<sup>†‡§</sup> (see Figure 18)

NO.		PARAMETER	-600¶, - -850, CLKMODE x12, x	UNIT	
			MIN	MAX	
1	tJ(CKO6)	Period jitter, CLKOUT6	0	±175	ps
2	tw(CKO6H)	Pulse duration, CLKOUT6 high	3P - 0.7	3P + 0.7	ns
3	tw(CKO6L)	Pulse duration, CLKOUT6 low	3P - 0.7	3P + 0.7	ns
4	t <sub>t</sub> (CKO6)	Transition time, CLKOUT6		1	ns

<sup>&</sup>lt;sup>†</sup> The reference points for the rise and fall transitions are measured at V<sub>OL</sub> MAX and V<sub>OH</sub> MIN.

<sup>¶</sup> Product Preview devices




Figure 18. CLKOUT6 Timing



<sup>‡</sup>PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.

<sup>§</sup> P = 1/CPU clock frequency in nanoseconds (ns)

<sup>‡</sup>PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.

<sup>§</sup> P = 1/CPU clock frequency in nanoseconds (ns)

### **INPUT AND OUTPUT CLOCKS (CONTINUED)**

### timing requirements for ECLKIN for EMIFA and EMIFB<sup>†‡§¶</sup> (see Figure 19)

NO.				-600 <sup>#</sup> , -850,		UNIT
				MIN	MAX	
_		Ovela Cara FOLKIN	CV <sub>DD</sub> = 1.2 V	6	16P	ns
1	<sup>t</sup> c(EKI)	Cycle time, ECLKIN	CV <sub>DD</sub> = 1.1 V	7.5	16P	ns
2	tw(EKIH)	Pulse duration, ECLKIN high		2.7		ns
3	tw(EKIL)	Pulse duration, ECLKIN low		2.7		ns
4	t <sub>t</sub> (EKI)	Transition time, ECLKIN			2	ns
5	tJ(EKI)	Period jitter, ECLKIN			0.02E	ns

P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

Minimum ECLKIN cycle times *must* be met, even when ECLKIN is generated by an internal clock source. Minimum ECLKIN times are based on internal logic speed; the maximum useable speed of the EMIF may be lower due to ac timing requirements. On the devices, 133-MHz operation is achievable if the requirements of the EMIF Device Speed section are met.




Figure 19. ECLKIN Timing for EMIFA and EMIFB

## switching characteristics over recommended operating conditions for ECLKOUT1 for EMIFA and EMIFB modules ¶||\* (see Figure 20)

NO.		–600□, –850,		UNIT	
				MAX	
1	t <sub>J</sub> (EKO1)	Period jitter, ECLKOUT1	0	±175◊	ps
2	tw(EKO1H)	Pulse duration, ECLKOUT1 high	EH – 0.7	EH + 0.7	ns
3	tw(EKO1L)	Pulse duration, ECLKOUT1 low	EL - 0.7	EL + 0.7	ns
4	tt(EKO1)	Transition time, ECLKOUT1		1	ns
5	td(EKIH-EKO1H)	Delay time, ECLKIN high to ECLKOUT1 high	0.8	8	ns
6	td(EKIL-EKO1L)	Delay time, ECLKIN low to ECLKOUT1 low	0.8	8	ns

<sup>§</sup> These C64x™ devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted.

<sup>♦</sup> This cycle-to-cycle jitter specification was measured with CPU/4 or CPU/6 as the source of the EMIF input clock.



<sup>&</sup>lt;sup>‡</sup>The reference points for the rise and fall transitions are measured at V<sub>II</sub> MAX and V<sub>IH</sub> MIN.

<sup>§</sup> These C64x™ devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted.

<sup>¶</sup> E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.

<sup>#</sup> Product Preview devices

 $<sup>\</sup>P$  E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.

The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN.

<sup>★</sup>EH is the high period of E (EMIF input clock period) in ns and EL is the low period of E (EMIF input clock period) in ns for EMIFA or EMIFB.

<sup>□</sup> Product Preview device

### INPUT AND OUTPUT CLOCKS (CONTINUED)




Figure 20. ECLKOUT1 Timing for EMIFA and EMIFB Modules

# switching characteristics over recommended operating conditions for ECLKOUT2 for the EMIFA and EMIFB modules<sup>†‡§</sup> (see Figure 21)

		DADAMETER	-600¶, -720¶	, –850, –1G	
NO.		PARAMETER	MIN	MAX	UNIT
1	tJ(EKO2)	Period jitter, ECLKOUT2	0	±175 <sup>#</sup>	ps
2	tw(EKO2H)	Pulse duration, ECLKOUT2 high	0.5NE - 0.7	0.5NE + 0.7	ns
3	tw(EKO2L)	Pulse duration, ECLKOUT2 low	0.5NE - 0.7	0.5NE + 0.7	ns
4	tt(EKO2)	Transition time, ECLKOUT2		1	ns
5	td(EKIH-EKO2H)	Delay time, ECLKIN high to ECLKOUT2 high	3	8	ns
6	td(EKIH-EKO2L)	Delay time, ECLKIN high to ECLKOUT2 low	3	8	ns

<sup>&</sup>lt;sup>†</sup> The reference points for the rise and fall transitions are measured at V<sub>OL</sub> MAX and V<sub>OH</sub> MIN.

<sup>#</sup>This cycle-to-cycle jitter specification was measured with CPU/4 or CPU/6 as the source of the EMIF input clock.




Figure 21. ECLKOUT2 Timing for the EMIFA and EMIFB Modules

<sup>‡</sup> These C64x™ devices have two EMIFs (64-bit EMIFA and 16-bit EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted.

<sup>§</sup> E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.

N =the EMIF input clock divider; N = 1, 2,or 4.

<sup>¶</sup> Product Preview device

#### **ASYNCHRONOUS MEMORY TIMING**

# timing requirements for asynchronous memory cycles for EMIFA module<sup>†‡§</sup> (see Figure 22 and Figure 23)

NO.			-60 -72 -85 -10	0¶ 50	UNIT
			MIN	MAX	
3	t <sub>su</sub> (EDV-AREH)	Setup time, EDx valid before ARE high	6.5		ns
4	th(AREH-EDV)	Hold time, EDx valid after ARE high	1		ns
6	t <sub>su(ARDY-EKO1H)</sub>	Setup time, ARDY valid before ECLKOUTx high	3		ns
7	th(EKO1H-ARDY)	Hold time, ARDY valid after ECLKOUTx high	1		ns

<sup>†</sup> To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. The ARDY signal is *only* recognized two cycles before the end of the programmed strobe time and while ARDY is low, the strobe time is extended cycle-by-cycle. When ARDY is recognized low, the end of the strobe time is two cycles after ARDY is recognized high. To use ARDY as an asynchronous input, the pulse width of the ARDY signal should be wide enough (e.g., pulse width = 2E) to ensure setup and hold time is met.

## switching characteristics over recommended operating conditions for asynchronous memory cycles for EMIFA module<sup>‡</sup>§¶# (see Figure 22 and Figure 23)

NO.		PARAMETER	-600   -720   -850 -1G		UNIT
			MIN	MAX	
1	tosu(SELV-AREL)	Output setup time, select signals valid to ARE low	RS x E – 1.5		ns
2	toh(AREH-SELIV)	Output hold time, ARE high to select signals invalid	RH x E – 1.9		ns
5	td(EKO1H-AREV)	Delay time, ECLKOUTx high to ARE valid	1	7	ns
8	tosu(SELV-AWEL)	Output setup time, select signals valid to AWE low	WS x E – 1.7		ns
9	toh(AWEH-SELIV)	Output hold time, AWE high to select signals invalid	WH x E – 1.8		ns
10	td(EKO1H-AWEV)	Delay time, ECLKOUTx high to AWE valid	1.3	7.1	ns

<sup>‡</sup>RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.



<sup>‡</sup>RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.

<sup>§</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the asynchronous memory access signals are shown as generic (AOE, ARE, and AWE) instead of AAOE, AARE, and AAWE (for EMIFA) and BAOE, BARE, and BAWE (for EMIFB)].

<sup>¶</sup> Product Preview device

<sup>§</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the asynchronous memory access signals are shown as generic (AOE, ARE, and AWE) instead of AAOE, AARE, and AAWE (for EMIFA) and BAOE, BARE, and BAWE (for EMIFB)].

 $<sup>\</sup>P$  E = ECLKOUT1 period in ns for EMIFA or EMIFB

<sup>#</sup> Select signals for EMIFA include: ACEx, ABE[7:0], AEA[22:3], AAOE; and for EMIFA writes, include AED[63:0]. Select signals EMIFB include: BCEx, BBE[1:0], BEA[20:1], BAOE; and for EMIFB writes, include BED[15:0].

Product Preview device

### **ASYNCHRONOUS MEMORY TIMING (CONTINUED)**

# timing requirements for asynchronous memory cycles for EMIFB module<sup>†‡§</sup> (see Figure 22 and Figure 23)

NO.			-60 -72 -85 -1	0¶ 50	UNIT
			MIN	MAX	
3	t <sub>su</sub> (EDV-AREH)	Setup time, EDx valid before ARE high	6.2		ns
4	th(AREH-EDV)	Hold time, EDx valid after ARE high	1		ns
6	t <sub>su(ARDY-EKO1H)</sub>	Setup time, ARDY valid before ECLKOUTx high	3		ns
7	th(EKO1H-ARDY)	Hold time, ARDY valid after ECLKOUTx high	1.2		ns

<sup>&</sup>lt;sup>†</sup> To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. The ARDY signal is *only* recognized two cycles before the end of the programmed strobe time and while ARDY is low, the strobe time is extended cycle-by-cycle. When ARDY is recognized low, the end of the strobe time is two cycles after ARDY is recognized high. To use ARDY as an asynchronous input, the pulse width of the ARDY signal should be wide enough (e.g., pulse width = 2E) to ensure setup and hold time is met.

# switching characteristics over recommended operating conditions for asynchronous memory cycles for EMIFB module<sup>‡§#</sup>|| (see Figure 22 and Figure 23)

NO.		PARAMETER			UNIT
		MIN	MAX		
1	tosu(SELV-AREL)	Output setup time, select signals valid to ARE low	RS x E – 1.6		ns
2	toh(AREH-SELIV)	Output hold time, ARE high to select signals invalid	RH x E – 1.7		ns
5	td(EKO1H-AREV)	Delay time, ECLKOUTx high to ARE valid	0.8	6.6	ns
8	tosu(SELV-AWEL)	Output setup time, select signals valid to AWE low	WS x E - 1.9		ns
9	toh(AWEH-SELIV)	Output hold time, AWE high to select signals invalid	WH x E – 1.7		ns
10	td(EKO1H-AWEV)	Delay time, ECLKOUTx high to AWE valid	0.9	6.7	ns

<sup>‡</sup>RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.



RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.

<sup>§</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the asynchronous memory access signals are shown as generic (AOE, ARE, and AWE) instead of AAOE, AARE, and AAWE (for EMIFA) and BAOE, BARE, and BAWE (for EMIFB)].


<sup>¶</sup> Product Preview device

<sup>§</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the asynchronous memory access signals are shown as generic (AOE, ARE, and AWE) instead of AAOE, AARE, and AAWE (for EMIFA) and BAOE, BARE, and BAWE (for EMIFB)].

<sup>¶</sup> Product Preview device

<sup>#</sup>E = ECLKOUT1 period in ns for EMIFA or EMIFB


Select signals for EMIFA include: ACEx, ABE[7:0], AEA[22:3], AAOE; and for EMIFA writes, include AED[63:0]. Select signals EMIFB include: BCEx, BBE[1:0], BEA[20:1], BAOE; and for EMIFB writes, include BED[15:0].



<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the asynchronous memory access signals are shown as generic (AOE, ARE, and AWE) instead of AAOE, AARE, and AWE (for EMIFA) and BAOE, BARE, and BAWE (for EMIFB)].

Figure 22. Asynchronous Memory Read Timing for EMIFA and EMIFB<sup>†</sup>

<sup>‡</sup> AOE/SDRAS/SOE, ARE/SDCAS/SADS/SRE, and AWE/SDWE/SWE operate as AOE (identified under select signals), ARE, and AWE, respectively, during asynchronous memory accesses.



<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the asynchronous memory access signals are shown as generic (AOE, ARE, and AWE) instead of AAOE, AARE, and AAWE (for EMIFA) and BAOE, BARE, and BAWE (for EMIFB)].

Figure 23. Asynchronous Memory Write Timing for EMIFA and EMIFB<sup>†</sup>



<sup>‡</sup> AOE/SDRAS/SOE, ARE/SDCAS/SADS/SRE, and AWE/SDWE/SWE operate as AOE (identified under select signals), ARE, and AWE, respectively, during asynchronous memory accesses.

#### PROGRAMMABLE SYNCHRONOUS INTERFACE TIMING

# timing requirements for programmable synchronous interface cycles for EMIFA module<sup>†</sup> (see Figure 24)

NO.	чо.		-60 -72 -85 -1	UNIT	
			MIN	MAX	
6	t <sub>su</sub> (EDV-EKOxH)	Setup time, read EDx valid before ECLKOUTx high	2		ns
7	th(EKOxH-EDV)	Hold time, read EDx valid after ECLKOUTx high	1.5		ns

<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].

## switching characteristics over recommended operating conditions for programmable synchronous interface cycles for EMIFA module<sup>†§</sup> (see Figure 24–Figure 26)

NO.		PARAMETER		-600 <sup>‡</sup> -720 <sup>‡</sup> -850 -1G		
			MIN	MAX		
1	td(EKOxH-CEV)	Delay time, ECLKOUTx high to CEx valid	1.3	4.9	ns	
2	td(EKOxH-BEV)	Delay time, ECLKOUTx high to BEx valid		4.9	ns	
3	td(EKOxH-BEIV)	Delay time, ECLKOUTx high to BEx invalid	1.3		ns	
4	td(EKOxH-EAV)	Delay time, ECLKOUTx high to EAx valid		4.9	ns	
5	td(EKOxH-EAIV)	Delay time, ECLKOUTx high to EAx invalid	1.3		ns	
8	td(EKOxH-ADSV)	Delay time, ECLKOUTx high to SADS/SRE valid	1.3	4.9	ns	
9	td(EKOxH-OEV)	Delay time, ECLKOUTx high to, SOE valid	1.3	4.9	ns	
10	td(EKOxH-EDV)	Delay time, ECLKOUTx high to EDx valid		4.9	ns	
11	td(EKOxH-EDIV)	Delay time, ECLKOUTx high to EDx invalid	1.3		ns	
12	t <sub>d</sub> (EKOxH-WEV)	Delay time, ECLKOUTx high to SWE valid	1.3	4.9	ns	

<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].

- Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
- Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
- CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is active (CEEXT = 1).
- Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with deselect cycles (RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN = 1).
- Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2



<sup>‡</sup> Product Preview device

<sup>‡</sup> Product Preview device

<sup>§</sup> The following parameters are programmable via the EMIF CE Space Secondary Control register (CEXSEC):

### PROGRAMMABLE SYNCHRONOUS INTERFACE TIMING (CONTINUED)

# timing requirements for programmable synchronous interface cycles for EMIFB module<sup>†</sup> (see Figure 24)

NO.	NO.		-60 -72 -85 -1	UNIT	
			MIN	MAX	1
6	tsu(EDV-EKOxH)	Setup time, read EDx valid before ECLKOUTx high	3.1		ns
7	th(EKOxH-EDV)	Hold time, read EDx valid after ECLKOUTx high	1.5		ns

<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].

## switching characteristics over recommended operating conditions for programmable synchronous interface cycles for EMIFB module<sup>†§</sup> (see Figure 24–Figure 26)

NO.		PARAMETER		-600 <sup>‡</sup> -720 <sup>‡</sup> -850 -1G		
			MIN	MAX		
1	td(EKOxH-CEV)	Delay time, ECLKOUTx high to CEx valid	1.3	6.4	ns	
2	td(EKOxH-BEV)	Delay time, ECLKOUTx high to BEx valid		6.4	ns	
3	td(EKOxH-BEIV)	Delay time, ECLKOUTx high to BEx invalid	1.3		ns	
4	td(EKOxH-EAV)	Delay time, ECLKOUTx high to EAx valid		6.4	ns	
5	td(EKOxH-EAIV)	Delay time, ECLKOUTx high to EAx invalid	1.3		ns	
8	td(EKOxH-ADSV)	Delay time, ECLKOUTx high to SADS/SRE valid	1.3	6.4	ns	
9	td(EKOxH-OEV)	Delay time, ECLKOUTx high to, SOE valid	1.3	6.4	ns	
10	td(EKOxH-EDV)	Delay time, ECLKOUTx high to EDx valid		6.4	ns	
11	td(EKOxH-EDIV)	Delay time, ECLKOUTx high to EDx invalid	1.3		ns	
12	td(EKOxH-WEV)	Delay time, ECLKOUTx high to SWE valid	1.3	6.4	ns	

<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].

- Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
- Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
- CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is active (CEEXT = 1).
- Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with deselect cycles (RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN = 1).
- Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2




<sup>‡</sup> Product Preview device

<sup>‡</sup> Product Preview device

<sup>§</sup> The following parameters are programmable via the EMIF CE Space Secondary Control register (CEXSEC):

### PROGRAMMABLE SYNCHRONOUS INTERFACE TIMING (CONTINUED)



<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].


§ The following parameters are programmable via the EMIF CE Space Secondary Control register (CEXSEC):

- Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
- Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
- CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is active (CEEXT = 1).
- Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with deselect cycles (RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN = 1).
- Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2
- ¶ ARE/SDCAS/SADS/SRE, AOE/SDRAS/SOE, and AWE/SDWE/SWE operate as SADS/SRE, SOE, and SWE, respectively, during programmable synchronous interface accesses.

Figure 24. Programmable Synchronous Interface Read Timing for EMIFA and EMIFB (With Read Latency = 2)†‡§

<sup>&</sup>lt;sup>‡</sup> The read latency and the length of  $\overline{\text{CEx}}$  assertion are programmable via the SYNCRL and CEEXT fields, respectively, in the EMIFx CE Space Secondary Control register (CExSEC). In this figure, SYNCRL = 2 and CEEXT = 0.

### PROGRAMMABLE SYNCHRONOUS INTERFACE TIMING (CONTINUED)



<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].

§ The following parameters are programmable via the EMIF CE Space Secondary Control register (CEXSEC):


- Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
- Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
- CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is active (CEEXT = 1).
- Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with deselect cycles (RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN = 1).
- Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2
- ¶ ARE/SDCAS/SADS/SRE, AOE/SDRAS/SOE, and AWE/SDWE/SWE operate as SADS/SRE, SOE, and SWE, respectively, during programmable synchronous interface accesses.

Figure 25. Programmable Synchronous Interface Write Timing for EMIFA and EMIFB (With Write Latency = 0)†‡§



<sup>&</sup>lt;sup>‡</sup> The write latency and the length of  $\overline{\text{CEx}}$  assertion are programmable via the SYNCWL and CEEXT fields, respectively, in the EMIFx CE Space Secondary Control register (CExSEC). In this figure, SYNCWL = 0 and CEEXT = 0.

### PROGRAMMABLE SYNCHRONOUS INTERFACE TIMING (CONTINUED)



<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the programmable synchronous interface access signals are shown as generic (SADS/SRE, SOE, and SWE) instead of ASADS/ASRE, ASOE, and ASWE (for EMIFA) and BSADS/BSRE, BSOE, and BSWE (for EMIFB)].

§ The following parameters are programmable via the EMIF CE Space Secondary Control register (CEXSEC):

- Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
- Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
- CEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, CEx goes inactive after the final command has been issued (CEEXT = 0). For synchronous FIFO interface with glue, CEx is active when SOE is active (CEEXT = 1).
- Function of SADS/SRE (RENEN): For standard SBSRAM or ZBT SRAM interface, SADS/SRE acts as SADS with deselect cycles (RENEN = 0). For FIFO interface, SADS/SRE acts as SRE with NO deselect cycles (RENEN = 1).
- Synchronization clock (SNCCLK): Synchronized to ECLKOUT1 or ECLKOUT2
- ¶ ARE/SDCAS/SADS/SRE, AOE/SDRAS/SOE, and AWE/SDWE/SWE operate as SADS/SRE, SOE, and SWE, respectively, during programmable synchronous interface accesses.

Figure 26. Programmable Synchronous Interface Write Timing for EMIFA and EMIFB (With Write Latency = 1)†‡§

<sup>&</sup>lt;sup>‡</sup> The write latency and the length of CEx assertion are programmable via the SYNCWL and CEEXT fields, respectively, in the EMIFx CE Space Secondary Control register (CExSEC). In this figure, SYNCWL = 1 and CEEXT = 0.

#### SYNCHRONOUS DRAM TIMING

### timing requirements for synchronous DRAM cycles for EMIFA module<sup>†</sup> (see Figure 27)

NO.	NO.				-600 <sup>‡</sup> -720 <sup>‡</sup>		-850, -1G	
				MIN	MAX	MIN	MAX	
6	t <sub>su</sub> (EDV-EKO1H)	Setup time, read EDx valid before ECLKOUTx high		0.6		0.6		ns
7	4	Hold time good EDy valid after ECL KOLITy high	CV <sub>DD</sub> = 1.2 V	1.8		1.8		ns
′	th(EKO1H-EDV) Hold time, read EDx valid after ECLKOUTx high CV <sub>DD</sub> = 1		CV <sub>DD</sub> = 1.1 V	2.0		2		ns

<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS ) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

### switching characteristics over recommended operating conditions for synchronous DRAM cycles for EMIFA module<sup>†</sup> (see Figure 27 to Figure 34)

NO.		PARAMETER	-600 -720		–850, –1G		UNIT
			MIN	MAX	MIN	MAX	
1	td(EKO1H-CEV)	Delay time, ECLKOUTx high to CEx valid	1.3	4.9	1.3	4.9	ns
2	td(EKO1H-BEV)	Delay time, ECLKOUTx high to BEx valid	F	4.9		4.9	ns
3	td(EKO1H-BEIV)	Delay time, ECLKOUTx high to BEx invalid	1.3		1.3		ns
4	td(EKO1H-EAV)	Delay time, ECLKOUTx high to EAx valid		4.9		4.9	ns
5	td(EKO1H-EAIV)	Delay time, ECLKOUTx high to EAx invalid	1.3		1.3		ns
8	td(EKO1H-CASV)	Delay time, ECLKOUTx high to SDCAS valid	1,3	4.9	1.3	4.9	ns
9	td(EKO1H-EDV)	Delay time, ECLKOUTx high to EDx valid	)(	4.9		4.9	ns
10	td(EKO1H-EDIV)	Delay time, ECLKOUTx high to EDx invalid	1.3		1.3		ns
11	td(EKO1H-WEV)	Delay time, ECLKOUTx high to SDWE valid	1.3	4.9	1.3	4.9	ns
12	td(EKO1H-RAS)	Delay time, ECLKOUTx high to SDRAS valid	1.3	4.9	1.3	4.9	ns
13	td(EKO1H-ACKEV)	Delay time, ECLKOUTx high to ASDCKE valid (EMIFA only)	1.3	4.9	1.3	4.9	ns
14	td(EKO1H-PDTV)	Delay time, ECLKOUTx high to PDT valid	1.3	4.9	1.3	4.9	ns

<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].



<sup>‡</sup> Product Preview

### **SYNCHRONOUS DRAM TIMING (CONTINUED)**

### timing requirements for synchronous DRAM cycles for EMIFB module<sup>†</sup> (see Figure 27)

NO.			−600 <sup>‡</sup> −720 <sup>‡</sup>		-850, -1G		UNIT
			MIN	MAX	MIN	MAX	
6	t <sub>su</sub> (EDV-EKO1H)	Setup time, read EDx valid before ECLKOUTx high	2.1		2.1		ns
7	th(EKO1H-EDV)	Hold time, read EDx valid after ECLKOUTx high	2.5	•	2.5	·	ns

<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].


## switching characteristics over recommended operating conditions for synchronous DRAM cycles for EMIFB module<sup>†</sup> (see Figure 27–Figure 34)

NO.		PARAMETER	-600 -720		–850, –1G		UNIT
			MIN	MAX	MIN	MAX	
1	td(EKO1H-CEV)	Delay time, ECLKOUTx high to CEx valid	1.3	6.4	1.3	6.4	ns
2	td(EKO1H-BEV)	Delay time, ECLKOUTx high to BEx valid	ĺ	6.4		6.4	ns
3	td(EKO1H-BEIV)	Delay time, ECLKOUTx high to BEx invalid	1.3	1	1.3		ns
4	td(EKO1H-EAV)	Delay time, ECLKOUTx high to EAx valid	70	6.4		6.4	ns
5	td(EKO1H-EAIV)	Delay time, ECLKOUTx high to EAx invalid	1.3	-	1.3		ns
8	td(EKO1H-CASV)	Delay time, ECLKOUTx high to SDCAS valid	1.3	6.4	1.3	6.4	ns
9	td(EKO1H-EDV)	Delay time, ECLKOUTx high to EDx valid		6.4		6.4	ns
10	td(EKO1H-EDIV)	Delay time, ECLKOUTx high to EDx invalid	1.3		1.3		ns
11	td(EKO1H-WEV)	Delay time, ECLKOUTx high to SDWE valid	1.3	6.4	1.3	6.4	ns
12	td(EKO1H-RAS)	Delay time, ECLKOUTx high to SDRAS valid	1.3	6.4	1.3	6.4	ns
13	td(EKO1H-ACKEV)	Delay time, ECLKOUTx high to ASDCKE valid (EMIFA only)	1.3	6.4	1.3	6.4	ns
14	td(EKO1H-PDTV)	Delay time, ECLKOUTx high to PDT valid	1.3	6.4	1.3	6.4	ns

<sup>†</sup> These C64x<sup>™</sup> devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

<sup>‡</sup> Product Preview ‡

### **SYNCHRONOUS DRAM TIMING (CONTINUED)**



<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS ) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].


Figure 27. SDRAM Read Command (CAS Latency 3) for EMIFA and EMIFB<sup>†</sup>



<sup>‡</sup> ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

<sup>§</sup> PDT signal is only asserted when the EDMA is in PDT mode (set the PDTS bit to 1 in the EDMA options parameter RAM). For PDT read, data is not latched into EMIF. The PDTRL field in the PDT control register (PDTCTL) configures the latency of the PDT signal with respect to the data phase of a read transaction. The latency of the PDT signal for a read can be programmed to 0, 1, 2, or 3 by setting PDTRL to 00, 01, 10, or 11, respectively. PDTRL equals 00 (zero latency) in Figure 27.

### **SYNCHRONOUS DRAM TIMING (CONTINUED)**




<sup>†</sup> These C64x<sup>™</sup> devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

‡ ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 28. SDRAM Write Command for EMIFA and EMIFB†

<sup>§</sup> PDT signal is only asserted when the EDMA is in PDT mode (set the PDTD bit to 1 in the EDMA options parameter RAM). For PDT write, data is not driven (in High-Z). The PDTWL field in the PDT control register (PDTCTL) configures the latency of the PDT signal with respect to the data phase of a write transaction. The latency of the PDT signal for a write transaction can be programmed to 0, 1, 2, or 3 by setting PDTWL to 00, 01, 10, or 11, respectively. PDTWL equals 00 (zero latency) in Figure 28.

### **SYNCHRONOUS DRAM TIMING (CONTINUED)**




<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

Figure 29. SDRAM ACTV Command for EMIFA and EMFB<sup>†</sup>



<sup>‡</sup> ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

### **SYNCHRONOUS DRAM TIMING (CONTINUED)**




<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS ) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

‡ ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 30. SDRAM DCAB Command for EMIFA and EMIFB†



### **SYNCHRONOUS DRAM TIMING (CONTINUED)**




<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in gene<u>ric EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].</u>

Figure 31. SDRAM DEAC Command for EMIFA and EMIFB†



<sup>‡</sup> ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

### **SYNCHRONOUS DRAM TIMING (CONTINUED)**




<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic ( SDCAS, SDWE, and SDRAS ) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

‡ ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 32. SDRAM REFR Command for EMIFA and EMIFB<sup>†</sup>

### **SYNCHRONOUS DRAM TIMING (CONTINUED)**




<sup>†</sup> These C64x<sup>™</sup> devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].

‡ ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 33. SDRAM MRS Command for EMIFA and EMIFB<sup>†</sup>



### **SYNCHRONOUS DRAM TIMING (CONTINUED)**



<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in gene<u>ric EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., the synchronous DRAM memory access signals are shown as generic (SDCAS, SDWE, and SDRAS) instead of ASDCAS, ASDWE, and ASDRAS (for EMIFA) and BSDCAS, BSDWE, and BSDRAS (for EMIFB)].</u>

‡ AARE/ASDCAS/ASADS/ASRE, AAWE/ASDWE/ASWE, and AAOE/ASDRAS/ASOE operate as ASDCAS, ASDWE, and ASDRAS, respectively, during SDRAM accesses.

Figure 34. SDRAM Self-Refresh Timing for EMIFA Only†

### HOLD/HOLDA TIMING

timing requirements for the HOLD/HOLDA cycles for EMIFA and EMIFB modules† (see Figure 35)

NO.		-600, -72 <b>0</b>	–850, –1G	UNIT
		MINSOMAX	MIN MAX	
3	th(HOLDAL-HOLDL) Hold time, HOLD low after HOLDA low	<sup>Q</sup> ₹	E	ns


<sup>†</sup> E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.

### switching characteristics over recommended operating conditions for the HOLD/HOLDA cycles for EMIFA and EMIFB modules<sup>†‡§</sup> (see Figure 35)

NO.	PARAMETER		-600, -720		-850, -1G		UNIT
		MIN	MAX	MIN	MAX		
1	td(HOLDL-EMHZ)	Delay time, HOLD low to EMIF Bus high impedance	2E 2	1,7	2E	¶	ns
2	td(EMHZ-HOLDAL)	Delay time, EMIF Bus high impedance to HOLDA low	9	2E	0	2E	ns
4	td(HOLDH-EMLZ)	Delay time, HOLD high to EMIF Bus low impedance	2E)	7E	2E	7E	ns
5	td(EMLZ-HOLDAH)	Delay time, EMIF Bus low impedance to HOLDA high	8	2E	0	2E	ns
6	td(HOLDL-EKOHZ)	Delay time, HOLD low to ECLKOUTx high impedance	2E	¶	2E	1	ns
7	td(HOLDH-EKOLZ)	Delay time, HOLD high to ECLKOUTx low impedance	<b>Q</b> 2E	7E	2E	7E	ns

TE = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.

All pending EMIF transactions are allowed to complete before HOLDA is asserted. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.



<sup>†</sup> For EMIFA, EMIF Bus consists of: ACE[3:0], ABE[7:0], AED[63:0], AEA[22:3], AARE/ASDCAS/ASADS/ASRE, AAOE/ASDRAS/ASOE, and AAWE/ASDWE/ASWE, ASDCKE, ASOE3, and APDT.

Figure 35. HOLD/HOLDA Timing for EMIFA and EMIFB



For EMIFA, EMIF Bus consists of: ACE[3:0], ABE[7:0], AED[63:0], AEA[22:3], AARE/ASDCAS/ASADS/ASRE, AAOE/ASDRAS/ASOE, and AAWE/ASDWE/ASWE, ASDCKE, ASOE3, and APDT.

For EMIFB, EMIF Bus consists of: BCE[3:0], BBE[1:0], BED[15:0], BEA[20:1], BARE/BSDCAS/BSADS/BSRE, BAOE/BSDRAS/BSOE, and BAWE/BSDWE/BSWE, BSOE3, and BPDT.

<sup>§</sup> The EKxHZ bits in the EMIF Global Control register (GBLCTL) determine the state of the ECLKOUTx signals during HOLDA. If EKxHZ = 0, ECLKOUTx continues clocking during Hold mode. If EKxHZ = 1, ECLKOUTx goes to high impedance during Hold mode, as shown in Figure 35.

For EMIFB, EMIF Bus consists of: BCE[3:0], BBE[1:0], BED[15:0], BEA[20:1], BARE/BSDCAS/BSADS/BSRE, BAOE/BSDRAS/BSOE, and BAWE/BSDWE/BSWE, BSOE3, and BPDT.

<sup>‡</sup> The EKxHZ bits in the EMIF Global Control register (GBLCTL) determine the state of the ECLKOUTx signals during HOLDA. If EKxHZ = 0, ECLKOUTx continues clocking during Hold mode. If EKxHZ = 1, ECLKOUTx goes to high impedance during Hold mode, as shown in Figure 35.

#### **BUSREQ TIMING**

## switching characteristics over recommended operating conditions for the BUSREQ cycles for EMIFA and EMIFB modules (see Figure 36)

NO.	PARAMETER		-600 <sup>‡</sup> -720 <sup>‡</sup>		-850, -1G	
		MIN	MAX	MIN	MAX	
1	td(AEKO1H-ABUSRV) Delay time, AECLKOUTx high to ABUSREQ valid	1	5.5	1	5.5	ns
2	td(BEKO1H-BBUSRV) Delay time, BECLKOUTx high to BBUSREQ valid	0.9	5.5	0.9	5.5	ns

<sup>‡</sup> Product Preview




Figure 36. BUSREQ Timing for EMIFA and EMIFB

### **RESET TIMING**

### timing requirements for reset<sup>†</sup> (see Figure 37)

NO.			-600★, -72 -850, -1	UNIT	
			MIN	MAX	
4	t <sub>w(RST)</sub>	Width of the RESET pulse (PLL stable)‡	250		μs
1		Width of the RESET pulse (PLL needs to sync up)§	250		μs
16	t <sub>su(boot)</sub>	Setup time, boot configuration bits valid before RESET high¶	4E or 4C#		ns
17	th(boot)	Hold time, boot configuration bits valid after RESET high¶	4P		ns
18	t <sub>su(PCLK-RSTH)</sub>	Setup time, PCLK active before RESET high	32N		ns

<sup>†</sup>P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.



<sup>‡</sup>This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x6, x12, x20 when CLKIN and PLL are stable.

<sup>§</sup> This parameter applies to CLKMODE x6, x12, x20 only (it does not apply to CLKMODE x1). The RESET signal is not connected internally to the clock PLL circuit. The PLL, however, may need up to 250 µs to stabilize following device power up or after PLL configuration has been changed. During that time, RESET must be asserted to ensure proper device operation. See the *clock PLL* section for PLL lock times.

<sup>¶</sup> EMIFB address pins BEA[20:13, 11, 9:7] are the boot configuration pins during device reset.

<sup>#</sup> E = 1/AECLKIN clock frequency in ns. C = 1/CLKIN clock frequency in ns. Select whichever value is larger for the **MIN** parameter.

<sup>||</sup> N = the PCI input clock (PCLK) period in ns. When PCI is enabled (PCI\_EN = 1), this parameter *must* be met.

<sup>☆</sup>Product Preview

### **RESET TIMING (CONTINUED)**

### switching characteristics over recommended operating conditions during reset<sup>†</sup>☆□ (see Figure 37)

NO.	PARAMETER			-600 <sup>‡</sup> , -720 <sup>‡</sup> , -850, -1G		
		MIN	MAX			
2	td(RSTL-ECKI)	Delay time, RESET low to ECLKIN synchronized internally	2E	3P + 20E	ns	
3	td(RSTH-ECKI)	Delay time, RESET high to ECLKIN synchronized internally	2E	16 070P	ns	
4	td(RSTL-ECKO1HZ)	Delay time, RESET low to ECLKOUT1 high impedance	2E		ns	
5	td(RSTH-ECKO1V)	Delay time, RESET high to ECLKOUT1 valid		16 070P	ns	
6	td(RSTL-EMIFZHZ)	Delay time, RESET low to EMIF Z high impedance	2E	3P + 4E	ns	
7	td(RSTH-EMIFZV)	Delay time, RESET high to EMIF Z valid	16E	16 070P	ns	
8	td(RSTL-EMIFHIV)	Delay time, RESET low to EMIF high group invalid	2E		ns	
9	td(RSTH-EMIFHV)	Delay time, RESET high to EMIF high group valid		16 070P	ns	
10	td(RSTL-EMIFLIV)	Delay time, RESET low to EMIF low group invalid	2E		ns	
11	td(RSTH-EMIFLV)	Delay time, RESET high to EMIF low group valid		16 070P	ns	
12	td(RSTL-LOWIV)	Delay time, RESET low to low group invalid	0		ns	
13	td(RSTH-LOWV)	Delay time, RESET high to low group valid		16 070P	ns	
14	td(RSTL-ZHZ)	Delay time, RESET low to Z group high impedance	0	·	ns	
15	td(RSTH-ZV)	Delay time, RESET high to Z group valid	2P	16 070P	ns	

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

□ EMIF Z group consists of: AEA[22:3], BEA[20:1], AED[63:0], BED[15:0], CE[3:0], ABE[7:0], BBE[1:0], ARE/SDCAS/SADS/SRE,

AWE/SDWE/SWE, and AOE/SDRAS/SOE, SOE3, ASDCKE, and PDT.

EMIF high group consists of: AHOLDA and BHOLDA (when the corresponding HOLD input is high)

EMIF low group consists of: A

Low group consists of:

ABUSREQ and BBUSREQ; AHOLDA and BHOLDA (when the corresponding HOLD input is low) XSP\_CS, CLKX2/XSP\_CLK, and DX2/XSP\_DO; all of which apply only when PCI EEPROM (BEA13) is enabled (with PCI\_EN = 1 and MCBSP2\_EN = 0). Otherwise, the CLKX2/XSP\_CLK and DX2/XSP\_DO

pins are in the Z group. For more details on the PCI configuration pins, see the Device Configurations section

of this data sheet.

Z group consists of: HD[31:0]/AD[31:0], CLKX0, CLKX1/URADDR4, CLKX2/XSP\_CLK, FSX0, FSX1/UXADDR3, FSX2, DX0,

DX1/UXADDR4, DX2/XSP\_DO, CLKR0, CLKR1/URADDR2, CLKR2, FSR0, FSR1/UXADDR2, FSR2, TOUT0, TOUT1, TOUT2, GP[8:0], GP10/PCBE3, HR/W/PCBE2, HDS2/PCBE1, PCBE0, GP13/PINTA, GP11/PREQ, HDS1/PSERR, HCS/PPERR, HCNTL1/PDEVSEL, HAS/PPAR, HCNTL0/PSTOP,


HHWIL/PTRDY (16-bit HPI mode only), HRDY/PIRDY, HINT/PFRAME, UXDATA[7:0], UXSOC, UXCLAV,

and URCLAV.



<sup>‡</sup> Product Preview

<sup>★</sup>E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.



<sup>†</sup> These C64x™ devices have two EMIFs (EMIFA and EMIFB). All EMIFA signals are prefixed by an "A" and all EMIFB signals are prefixed by a "B". Throughout the rest of this document, in generic EMIF areas of discussion, the prefix "A" or "B" may be omitted [e.g., ECLKIN, ECLKOUT1, and ECLKOUT2].

AEA[22:3], BEA[20:1], AED[63:0], BED[15:0], CE[3:0], ABE[7:0], BBE[1:0], ARE/SDCAS/SADS/SRE, AWE/SDWE/SWE, and AOE/SDRAS/SOE, SOE3, ASDCKE, and PDT. ‡EMIF Z group consists of:

EMIF high group consists of: EMIF low group consists of:

Low group consists of:

AHOLDA and BHOLDA (when the corresponding HOLD input is high)

ABUSREQ and BBUSREQ; AHOLDA and BHOLDA (when the corresponding HOLD input is low) XSP\_CS, CLKX2/XSP\_CLK, and DX2/XSP\_DO; all of which apply only when PCI EEPROM (BEA13)

is enabled (with PCI\_EN = 1 and MCBSP2\_EN = 0). Otherwise, the CLKX2/XSP\_CLK and DX2/XSP\_DO pins are in the Z group. For more details on the PCI configuration pins, see the Device Configurations section

of this data sheet.

HD[31:0]/AD[31:0], CLKX0, CLKX1/URADDR4, CLKX2/XSP\_CLK, FSX0, FSX1/UXADDR3, FSX2, DX0, Z group consists of:

DX1/UXADDR4, DX2/XSP\_DO, CLKR0, CLKR1/URADDR2, CLKR2, FSR0, FSR1/UXADDR2, FSR2, TOUT0, TOUT1, TOUT2, GP[8:0], GP10/PCBE3, HR/W/PCBE2, HDS2/PCBE1, PCBE0, GP13/PINTA, GP11/PREQ, HDS1/PSERR, HCS/PPERR, HCNTL1/PDEVSEL, HAS/PPAR, HCNTL0/PSTOP, HHWIL/PTRDY (16-bit HPI mode only), HRDY/PIRDY, HINT/PFRAME, UXDATA[7:0], UXSOC, UXCLAV,

and URCLAV.

§ If BEA[20:13, 11, 7] and HD5/AD5 pins are actively driven, care must be taken to ensure no timing contention between parameters 6, 7, 14, 15, 16. and 17.

¶Boot and Device Configurations Inputs (during reset) include: EMIFB address pins BEA[20:13, 11, 9:7] and HD5/AD5. The PCI\_EN pin must be driven valid at all times and the user must not switch values throughout device operation. The MCBSP2\_EN pin *must* be driven valid at all times and the user *can* switch values throughout device operation.

Figure 37. Reset Timing<sup>†</sup>



### **EXTERNAL INTERRUPT TIMING**

### timing requirements for external interrupts<sup>†</sup> (see Figure 38)

NO.			-600 <sup>‡</sup> -720 <sup>‡</sup>		-850, -1G		UNIT
			MIN	MAX	MIN	MAX	
1	tw(ILOW)	Width of the NMI interrupt pulse low	4P		4P		ns
		Width of the EXT_INT interrupt pulse low	8P		8P		ns
2	<sup>t</sup> w(IHIGH)	Width of the NMI interrupt pulse high	4P	·	4P	·	ns
		Width of the EXT_INT interrupt pulse high	8P		8P		ns

 $<sup>\</sup>dagger$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

<sup>‡</sup> Product Preview



Figure 38. External/NMI Interrupt Timing

### **HOST-PORT INTERFACE (HPI) TIMING**

### timing requirements for host-port interface cycles<sup>†‡</sup> (see Figure 39 through Figure 46)

NO.			-8 -7	-600 <sup>#</sup> -850 -720 <sup>#</sup> -1G	
			MIN	MAX	
1	t <sub>su(SELV-HSTBL)</sub>	Setup time, select signals§ valid before HSTROBE low	5		ns
2	th(HSTBL-SELV)	Hold time, select signals§ valid after HSTROBE low	2.4		ns
3	tw(HSTBL)	Pulse duration, HSTROBE low	4P¶		ns
4	tw(HSTBH)	Pulse duration, HSTROBE high between consecutive accesses	4P		ns
10	t <sub>su</sub> (SELV-HASL)	Setup time, select signals§ valid before HAS low	5		ns
11	th(HASL-SELV)	Hold time, select signals§ valid after HAS low	2		ns
12	t <sub>su</sub> (HDV-HSTBH)	Setup time, host data valid before HSTROBE high	5		ns
13	th(HSTBH-HDV)	Hold time, host data valid after HSTROBE high	2.8		ns
14	<sup>t</sup> h(HRDYL-HSTBL)	Hold time, HSTROBE low after HRDY low. HSTROBE should not be inactivated until HRDY is active (low); otherwise, HPI writes will not complete properly.	2		ns
18	t <sub>su</sub> (HASL-HSTBL)	Setup time, HAS low before HSTROBE low	2		ns
19	th(HSTBL-HASL)	Hold time, HAS low after HSTROBE low	2.1		ns

<sup>†</sup> HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

## switching characteristics over recommended operating conditions during host-port interface cycles<sup>†‡</sup> (see Figure 39 through Figure 46)

NO.	PARAMETER			-600 <sup>#</sup> -850 -720 <sup>#</sup> -1G		
			MIN	MAX	]	
6	td(HSTBL-HRDYH)	Delay time, HSTROBE low to HRDY high	1.3	4P + 8	ns	
7	td(HSTBL-HDLZ)	Delay time, HSTROBE low to HD low impedance for an HPI read	2		ns	
8	td(HDV-HRDYL)	Delay time, HD valid to HRDY low	-3		ns	
9	toh(HSTBH-HDV)	Output hold time, HD valid after HSTROBE high	1.5		ns	
15	td(HSTBH-HDHZ)	Delay time, HSTROBE high to HD high impedance		12	ns	
16	td(HSTBL-HDV)	Delay time, HSTROBE low to HD valid (HPI16 mode, second half-word only)		4P + 8	ns	

<sup>†</sup> HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.



 $<sup>\</sup>ddagger$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

<sup>§</sup> Select signals include: HCNTL[1:0] and HR/W. For HPI16 mode only, select signals also include HHWIL.


<sup>¶</sup> Select the parameter value of 4P or 12.5 ns, whichever is greater.

<sup>#</sup> Product Preview device

 $<sup>^{\</sup>ddagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

<sup>#</sup> Product Preview device

This parameter is used during HPID reads and writes. For reads, at the beginning of a word transfer (HPI32) or the first half-word transfer (HPI16) on the falling edge of HSTROBE, the HPI sends the request to the EDMA internal address generation hardware, and HRDY remains high until the EDMA internal address generation hardware loads the requested data into HPID. For writes, HRDY goes high if the internal write buffer is full.



<sup>†</sup> HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 39. HPI16 Read Timing (HAS Not Used, Tied High)





Figure 40. HPI16 Read Timing (HAS Used)



<sup>†</sup> For correct operation, strobe the HAS signal only once per HSTROBE active cycle.

‡ HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.



† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 41. HPI16 Write Timing (HAS Not Used, Tied High)





Figure 42. HPI16 Write Timing (HAS Used)

<sup>†</sup> For correct operation, strobe the  $\overline{\text{HAS}}$  signal only once  $\overline{\text{per}}$   $\overline{\text{HSTROBE}}$  active cycle. ‡  $\overline{\text{HSTROBE}}$  refers to the following logical operation on  $\overline{\text{HCS}}$ ,  $\overline{\text{HDS1}}$ , and  $\overline{\text{HDS2}}$ : [NOT( $\overline{\text{HDS1}}$  XOR  $\overline{\text{HDS2}}$ )] OR  $\overline{\text{HCS}}$ .



† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 43. HPI32 Read Timing (HAS Not Used, Tied High)





Figure 44. HPI32 Read Timing (HAS Used)

<sup>†</sup> For correct operation, strobe the HAS signal only once per HSTROBE active cycle. ‡ HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.



† HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

Figure 45. HPI32 Write Timing (HAS Not Used, Tied High)




Figure 46. HPI32 Write Timing (HAS Used)

<sup>†</sup> For correct operation, strobe the HAS signal only once per HSTROBE active cycle.

‡ HSTROBE refers to the following logical operation on HCS, HDS1, and HDS2: [NOT(HDS1 XOR HDS2)] OR HCS.

### PERIPHERAL COMPONENT INTERCONNECT (PCI) TIMING

### timing requirements for PCLK<sup>†‡</sup> (see Figure 47)

NO.			−600¶ −720¶		-850, -1G		UNIT
			MIN	MAX	MIN	MAX	
1	t <sub>C</sub> (PCLK)	Cycle time, PCLK	30 (or 8P§)		30 (or 8P§)		ns
2	tw(PCLKH)	Pulse duration, PCLK high	11		11		ns
3	tw(PCLKL)	Pulse duration, PCLK low	11		11		ns
4	tsr(PCLK)	∆v/∆t slew rate, PCLK	1	4	1	4	V/ns

<sup>†</sup> For 3.3-V operation, the reference points for the rise and fall transitions are measured at VILP MAX and VIHP MIN.

<sup>¶</sup> Product Preview




Figure 47. PCLK Timing

### timing requirements for PCI reset (see Figure 48)

NO.			-60 -72		-850,	–1G	UNIT
			MIN	MAX	MIN	MAX	
1	tw(PRST)	Pulse duration, PRST	1		1		ms
2	t <sub>su</sub> (PCLKA-PRSTH)	Setup time, PCLK active before PRST high	100		100		μs

<sup>†</sup> Product Preview †




Figure 48. PCI Reset (PRST) Timing

<sup>‡</sup>P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

<sup>§</sup> Select the parameter value of 30 ns or 8P, whichever is greater.

## PERIPHERAL COMPONENT INTERCONNECT (PCI) TIMING (CONTINUED)

## timing requirements for PCI inputs (see Figure 49)

NO.				−600 <sup>†</sup> −720 <sup>†</sup>		-850, -1G	
			MIN	MAX	MIN	MAX	
5	tsu(IV-PCLKH)	Setup time, input valid before PCLK high	7		7		ns
6	th(IV-PCLKH)	Hold time, input valid after PCLK high	0		0		ns

<sup>†</sup> Product Preview

### switching characteristics over recommended operating conditions for PCI outputs (see Figure 49)

NO.		PARAMETER		-600 <sup>†</sup> -720 <sup>†</sup>		-850, -1G	
			MIN	MAX	MIN	MAX	
1	td(PCLKH-OV)	Delay time, PCLK high to output valid		11		11	ns
2	td(PCLKH-OIV)	Delay time, PCLK high to output invalid	2		2		ns
3	td(PCLKH-OLZ)	Delay time, PCLK high to output low impedance	2		2		ns
4	td(PCLKH-OHZ)	Delay time, PCLK high to output high impedance		28		28	ns

<sup>†</sup> Product Preview




Figure 49. PCI Input/Output Timing

### PERIPHERAL COMPONENT INTERCONNECT (PCI) TIMING (CONTINUED)

### timing requirements for serial EEPROM interface (see Figure 50)

NO.		-600 <sup>†</sup> , -720 -850, -1G			UNIT
			MIN	MAX	
8	t <sub>su</sub> (DIV-CLKH)	Setup time, XSP_DI valid before XSP_CLK high	50		ns
9	th(CLKH-DIV)	Hold time, XSP_DI valid after XSP_CLK high	0		ns

<sup>†</sup> Product Preview device

# switching characteristics over recommended operating conditions for serial EEPROM interface<sup>‡</sup> (see Figure 50)

NO.		PARAMETER				UNIT
			MIN	TYP	MAX	
1	tw(CSL)	Pulse duration, XSP_CS low		ns		
2	td(CLKL-CSL)	Delay time, XSP_CLK low to XSP_CS low	0			ns
3	td(CSH-CLKH)	Delay time, XSP_CS high to XSP_CLK high		2046P		ns
4	tw(CLKH)	Pulse duration, XSP_CLK high		2046P		ns
5	tw(CLKL)	Pulse duration, XSP_CLK low		2046P		ns
6	tosu(DOV-CLKH)	Output setup time, XSP_DO valid before XSP_CLK high		2046P		ns
7	toh(CLKH-DOV)	Output hold time, XSP_DO valid after XSP_CLK high		2046P		ns

<sup>†</sup> Product Preview device

 $<sup>\</sup>ddagger$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.




Figure 50. PCI Serial EEPROM Interface Timing

### MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING

# timing requirements for McBSP<sup>†</sup> (see Figure 51)

NO.				-600 <sup>‡</sup> , -720 <sup>‡</sup> , -850, -1G	,	UNIT
				MIN	MAX	
2	t <sub>C</sub> (CKRX)	Cycle time, CLKR/X	CLKR/X ext	4P or 6.67§¶#		ns
3	tw(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	0.5t <sub>C(CKRX)</sub> - 1		ns
_		Octor Conservational FOR birth before OLICE law	CLKR int	9		
5	<sup>t</sup> su(FRH-CKRL)	Setup time, external FSR high before CLKR low	CLKR ext	1.3		ns
	th(CKRL-FRH)	11.11.	CLKR int	6		
6		Hold time, external FSR high after CLKR low	CLKR ext	3		ns
		0 / // DD /// ( ON/D)	CLKR int	8		
7	<sup>t</sup> su(DRV-CKRL)	Setup time, DR valid before CLKR low	CLKR ext	0.9		ns
		Hald for a DD wall defeat OHED have	CLKR int	3		
8	th(CKRL-DRV)	Hold time, DR valid after CLKR low	CLKR ext	3.1		ns
4.0		0	CLKX int	9		
10	<sup>t</sup> su(FXH-CKXL)	Setup time, external FSX high before CLKX low	CLKX ext	1.3		ns
	1.		CLKX int	6		
11	th(CKXL-FXH)	Hold time, external FSX high after CLKX low	CLKX ext	3		ns

<sup>†</sup> CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

<sup>‡</sup> Product Preview device

<sup>§</sup> P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

<sup>¶</sup> Use whichever value is greater.

<sup>#</sup> Minimum CLKR/X cycle times *must* be met, even when CLKR/X is generated by an internal clock source. Minimum CLKR/X cycle times are based on internal logic speed; the maximum usable speed may be lower due to EDMA limitations and AC timing requirements.

This parameter applies to the maximum McBSP frequency. Operate serial clocks (CLKR/X) in the reasonable range of 40/60 duty cycle.

#### MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED)

## switching characteristics over recommended operating conditions for McBSP<sup>†‡</sup> (see Figure 51)

NO.	PARAMETER		-600 -720 -850 -1G	<b>◇</b>	UNIT	
				MIN	MAX	
1	td(CKSH-CKRXH)	Delay time, CLKS high to CLKR/X high for internal CLKR/r from CLKS input	X generated	1.4	10	ns
2	t <sub>c</sub> (CKRX)	Cycle time, CLKR/X	CLKR/X int	4P or 6.67§¶#		ns
3	tw(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X int	C – 1	C + 1	ns
4	td(CKRH-FRV)	Delay time, CLKR high to internal FSR valid	CLKR int	-2.1	3	ns
		(H-FXV) Delay time, CLKX high to internal FSX valid	CLKX int	-1.7	3	
9	<sup>t</sup> d(CKXH-FXV)		CLKX ext	1.7	9	ns
40		Disable time, DX high impedance following last data bit	CLKX int	-3.9	4	
12	<sup>t</sup> dis(CKXH-DXHZ)	from CLKX high	CLKX ext	2	9	ns
40		Delevative OHKV bish to DV colid	CLKX int	–3.9 + D1☆	4 + D2☆	
13	td(CKXH-DXV)	Delay time, CLKX high to DX valid	CLKX ext	2.0 + D1☆	9 + D2☆	ns
44		Delay time, FSX high to DX valid	FSX int	–2.3 + D1 <sup>□</sup>	5.6 + D2 <sup>□</sup>	
14	<sup>t</sup> d(FXH-DXV)	ONLY applies when in data delay 0 (XDATDLY = 00b) mode	FSX ext	1.9 + D1□	9 + D2 <sup>□</sup>	ns

TCLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

 $\|C = HorL$ 

S =sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

 $H = CLKX \text{ high pulse width } = (CLKGDV/2 + 1) \times S \text{ if } CLKGDV \text{ is even}$ 

= (CLKGDV + 1)/2 x S if CLKGDV is odd or zero

L = CLKX low pulse width  $= (CLKGDV/2) \times S$  if CLKGDV is even

=  $(CLKGDV + 1)/2 \times S$  if CLKGDV is odd or zero

 ${\tt CLKGDV} \ should \ be \ set \ appropriately \ to \ ensure \ the \ McBSP \ bit \ rate \ does \ not \ exceed \ the \ maximum \ limit \ (see \ \P \ footnote \ above).$ 

★Extra delay from CLKX high to DX valid applies only to the first data bit of a device, if and only if DXENA = 1 in SPCR.

if DXENA = 0, then D1 = D2 = 0

if DXENA = 1, then D1 = 4P, D2 = 8P

□ Extra delay from FSX high to DX valid applies only to the first data bit of a device, if and only if DXENA = 1 in SPCR.

if DXENA = 0, then D1 = D2 = 0

if DXENA = 1, then D1 = 4P, D2 = 8P

♦ Product Preview device




<sup>‡</sup> Minimum delay times also represent minimum output hold times.

<sup>§</sup> Minimum CLKR/X cycle times must be met, even when CLKR/X is generated by an internal clock source. Minimum CLKR/X cycle times are based on internal logic speed; the maximum usable speed may be lower due to EDMA limitations and AC timing requirements.

 $<sup>\</sup>P$  P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.

<sup>#</sup> Use whichever value is greater.



<sup>†</sup> Parameter No. 13 applies to the first data bit *only* when XDATDLY  $\neq$  0

Figure 51. McBSP Timing

### MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED)

## timing requirements for FSR when GSYNC = 1 (see Figure 52)

NO.		−600 <sup>†</sup> −720 <sup>†</sup>		–850 <sup>,</sup> –1G		UNIT
		MIN	MAX	MIN	MAX	
1	t <sub>su(FRH-CKSH)</sub> Setup time, FSR high before CLKS high	4		4		ns
2	th(CKSH-FRH) Hold time, FSR high after CLKS high	4		4		ns

<sup>†</sup> Product Preview




Figure 52. FSR Timing When GSYNC = 1

## timing requirements for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 53)

NO.			−600§ −720§ −850 −1G			UNIT
		MAS	TER	SLAV	Æ	
		MIN	MAX	MIN	MAX	
4	t <sub>SU(DRV-CKXL)</sub> Setup time, DR valid before CLKX low	12		2 – 12P		ns
5	th(CKXL-DRV) Hold time, DR valid after CLKX low	4		5 + 24P		ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

<sup>‡</sup> For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup> Product Preview device

#### MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED)

switching characteristics over recommended operating conditions for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP =  $0^{\dagger \ddagger}$  (see Figure 53)

NO.	PARAMETER			-600§ -720§ -850 -1G					
			MASTER¶		SLA				
			MIN	MAX	MIN	MAX			
1	th(CKXL-FXL)	Hold time, FSX low after CLKX low#	T – 2	T + 3			ns		
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high	L – 2	L+3			ns		
3	td(CKXH-DXV)	Delay time, CLKX high to DX valid	-2	4	12P + 2.8	20P + 17	ns		
6	<sup>t</sup> dis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	L – 2	L + 3			ns		
7	<sup>t</sup> dis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			4P + 3	12P + 17	ns		
8	<sup>t</sup> d(FXL-DXV)	Delay time, FSX low to DX valid			8P + 1.8	16P + 17	ns		

 $<sup>\</sup>dagger$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

 $H = CLKX \text{ high pulse width } = (CLKGDV/2 + 1) \times S \text{ if } CLKGDV \text{ is even}$ 

= (CLKGDV + 1)/2 x S if CLKGDV is odd or zero

L = CLKX low pulse width =  $(CLKGDV/2) \times S$  if CLKGDV is even

= (CLKGDV + 1)/2 x S if CLKGDV is odd or zero

<sup>‡</sup> For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup> Product Preview device

 $<sup>\</sup>P$  S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

<sup>=</sup> Sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) x S

<sup>#</sup>FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP

FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).




Figure 53. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

# timing requirements for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 54)

	NO.		–600§, –720§ –850, –1G			
NO.		MAS	MASTER		SLAVE	
		MIN	MAX	MIN	MAX	
4	t <sub>su(DRV-CKXH)</sub> Setup time, DR valid before CLKX high	12		2 – 12P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 24P		ns

 $<sup>\</sup>dagger$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

<sup>‡</sup> For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup> Product Preview device

switching characteristics over recommended operating conditions for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP =  $0^{+\ddagger}$  (see Figure 54)

	PARAMETER						
NO.			MAST	ΓER¶	SLA	UNIT	
			MIN	MAX	MIN	MAX	
1	th(CKXL-FXL)	Hold time, FSX low after CLKX low#	L – 2	L+3			ns
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high	T – 2	T + 3			ns
3	td(CKXL-DXV)	Delay time, CLKX low to DX valid	-2	4	12P + 2.8	20P + 17	ns
6	tdis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	-2	4	12P + 3	20P + 17	ns
7	t <sub>d</sub> (FXL-DXV)	Delay time, FSX low to DX valid	H – 2	H + 4	8P + 2	16P + 17	ns

<sup>†</sup>P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

 $H = CLKX \text{ high pulse width } = (CLKGDV/2 + 1) \times S \text{ if } CLKGDV \text{ is even}$ 

= (CLKGDV + 1)/2 x S if CLKGDV is odd or zero

L = CLKX low pulse width =  $(CLKGDV/2) \times S$  if CLKGDV is even

= (CLKGDV + 1)/2 x S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP

FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).




Figure 54. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

<sup>‡</sup> For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup> Product Preview device

<sup>¶</sup> S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

<sup>=</sup> Sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) x S

<sup>#</sup>FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally.

## MULTICHANNEL BUFFERED SERIAL PORT (McBSP) TIMING (CONTINUED)

# timing requirements for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1<sup>†‡</sup> (see Figure 55)

NO.			–600 <sup>§</sup> –720 <sup>§</sup> –850 –1G			UNIT
		MAS	TER	SLA	VE	
		MIN	MAX	MIN	MAX	
4	t <sub>su(DRV-CKXH)</sub> Setup time, DR valid before CLKX high	12		2 – 12P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 24P		ns

 $<sup>\</sup>overline{\dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

# switching characteristics over recommended operating conditions for McBSP as SPI Master or Slave: CLKSTP = 10b, CLKXP = $1^{\ddagger}$ (see Figure 55)

NO.	PARAMETER			UNIT			
			MAS	ΓER§	SLA	VE	
			MIN	MAX	MIN	MAX	1
1	th(CKXH-FXL)	Hold time, FSX low after CLKX high¶	T – 2	T + 3			ns
2	td(FXL-CKXL)	Delay time, FSX low to CLKX low	H – 2	H + 3			ns
3	td(CKXL-DXV)	Delay time, CLKX low to DX valid	-2	4	12P + 2.8	20P + 17	ns
6	tdis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	H – 2	H + 3			ns
7	tdis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			4P + 3	12P + 17	ns
8	td(FXL-DXV)	Delay time, FSX low to DX valid			8P + 2	16P + 17	ns

<sup>†</sup>P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

 $H = CLKX \text{ high pulse width } = (CLKGDV/2 + 1) \times S \text{ if } CLKGDV \text{ is even}$ 

= (CLKGDV + 1)/2 x S if CLKGDV is odd or zero

L = CLKX low pulse width =  $(CLKGDV/2) \times S$  if CLKGDV is even

=  $(CLKGDV + 1)/2 \times S$  if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP

# Product Preview

FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).



<sup>‡</sup> For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup> Product Preview

For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup>S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

<sup>=</sup> Sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) x S

<sup>¶</sup> FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally.




Figure 55. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

## timing requirements for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1<sup>†‡</sup> (see Figure 56)

NO.	NO.		-i	600 <sup>§</sup> 720 <sup>§</sup> ∙850 -1G		UNIT
		MAS	ΤER	SLA	VΕ	
		MIN	MAX	MIN	MAX	
4	t <sub>Su(DRV-CKXH)</sub> Setup time, DR valid before CLKX high			2 – 12P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		5 + 24P		ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

<sup>‡</sup> For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup> Product Preview device

switching characteristics over recommended operating conditions for McBSP as SPI Master or Slave: CLKSTP = 11b, CLKXP =  $1^{+}$  (see Figure 56)

NO.		PARAMETER			-600# -720# -850 -1G		UNIT
			MAST	ΓER§	SLA	VE	
			MIN	MAX	MIN	MAX	
1	th(CKXH-FXL)	Hold time, FSX low after CLKX high¶	H – 2	H + 3			ns
2	td(FXL-CKXL)	Delay time, FSX low to CLKX low	T – 2	T + 1			ns
3	td(CKXH-DXV)	Delay time, CLKX high to DX valid	-2	4	12P + 2.8	20P + 17	ns
6	<sup>t</sup> dis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	-2	4	12P + 3	20P + 17	ns
7	td(FXL-DXV)	Delay time, FSX low to DX valid	L – 2	L + 4	8P + 2	16P + 17	ns

 $<sup>^{\</sup>dagger}$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

 $H = CLKX \text{ high pulse width } = (CLKGDV/2 + 1) \times S \text{ if } CLKGDV \text{ is even}$ 

= (CLKGDV + 1)/2 x S if CLKGDV is odd or zero

L = CLKX low pulse width  $= (CLKGDV/2) \times S$  if CLKGDV is even

= (CLKGDV + 1)/2 x S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for Master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for Slave McBSP

FSX should be low before the rising edge of clock to enable Slave devices and then begin a SPI transfer at the rising edge of the Master clock (CLKX).




Figure 56. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

<sup>‡</sup> For all SPI Slave modes, CLKG is programmed as 1/4 of the CPU clock by setting CLKSM = CLKGDV = 1.

<sup>§</sup> S = Sample rate generator input clock = 4P if CLKSM = 1 (P = 1/CPU clock frequency)

<sup>=</sup> Sample rate generator input clock = P\_clks if CLKSM = 0 (P\_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) x S

<sup>¶</sup> FSRP = FSXP = 1. As a SPI Master, FSX is inverted to provide active-low slave-enable output. As a Slave, the active-low signal input on FSX and FSR is inverted before being used internally.

<sup>#</sup> Product Preview device

#### **UTOPIA SLAVE TIMING**

## timing requirements for UXCLK<sup>†</sup> (see Figure 57)

NO.	NO.		-600 -720 -85 -10	0 <sup>‡</sup> 60	UNIT
			MIN	MAX	
1	t <sub>c</sub> (UXCK)	Cycle time, UXCLK	20		ns
2	tw(UXCKH)	Pulse duration, UXCLK high	0.4t <sub>c(UXCK)</sub>	0.6t <sub>C(UXCK)</sub>	ns
3	tw(UXCKL)	Pulse duration, UXCLK low	0.4t <sub>C</sub> (UXCK)	0.6t <sub>C(UXCK)</sub>	ns
4	t <sub>t</sub> (UXCK)	Transition time, UXCLK		2	ns

 $<sup>\</sup>dagger$  The reference points for the rise and fall transitions are measured at V<sub>IL</sub> MAX and V<sub>IH</sub> MIN.

<sup>‡</sup> Product Preview device




Figure 57. UXCLK Timing

# timing requirements for URCLK<sup>†</sup> (see Figure 58)

NO.	NO.		-60 -72 -85 -10	0 <sup>‡</sup> 60	UNIT
			MIN	MAX	
1	tc(URCK)	Cycle time, URCLK	20		ns
2	tw(URCKH)	Pulse duration, URCLK high	0.4t <sub>c(URCK)</sub>	0.6t <sub>C(URCK)</sub>	ns
3	tw(URCKL)	Pulse duration, URCLK low	0.4t <sub>c</sub> (URCK)	0.6t <sub>C(URCK)</sub>	ns
4	t <sub>t</sub> (URCK)	Transition time, URCLK		2	ns

<sup>†</sup> The reference points for the rise and fall transitions are measured at V<sub>IL</sub> MAX and V<sub>IH</sub> MIN.

<sup>‡</sup> Product Preview device




Figure 58. URCLK Timing

### **UTOPIA SLAVE TIMING (CONTINUED)**

### timing requirements for UTOPIA Slave transmit (see Figure 59)


NO.			-600 <sup>†</sup> , -	UNIT	
			MIN	MAX	
2	t <sub>su(UXAV-UXCH)</sub>	Setup time, UXADDR valid before UXCLK high	4		ns
3	th(UXCH-UXAV)	Hold time, UXADDR valid after UXCLK high	1		ns
8	t <sub>su</sub> (UXENBL-UXCH)	Setup time, UXENB low before UXCLK high	4		ns
9	th(UXCH-UXENBL)	Hold time, UXENB low after UXCLK high	1		ns

<sup>†</sup> Product Preview device

# switching characteristics over recommended operating conditions for UTOPIA Slave transmit (see Figure 59)

NO.	PARAMETER			–600†, –720† –850, –1G		
		MIN	MAX			
1	td(UXCH-UXDV)	Delay time, UXCLK high to UXDATA valid	3	12	ns	
4	td(UXCH-UXCLAV)	Delay time, UXCLK high to UXCLAV driven active value	3	12	ns	
5	td(UXCH-UXCLAVL)	Delay time, UXCLK high to UXCLAV driven inactive low	3	12	ns	
6	td(UXCH-UXCLAVHZ)	Delay time, UXCLK high to UXCLAV going Hi-Z	9	18.5	ns	
7	tw(UXCLAVL-UXCLAVHZ)	Pulse duration (low), UXCLAV low to UXCLAV Hi-Z	3		ns	
10	td(UXCH-UXSV)	Delay time, UXCLK high to UXSOC valid	3	12	ns	

<sup>†</sup> Product Preview device



<sup>†</sup> The UTOPIA Slave module has signals that are middle-level signals indicating a high-impedance state (i.e., the UXCLAV and UXSOC signals).

Figure 59. UTOPIA Slave Transmit Timing<sup>†</sup>



### **UTOPIA SLAVE TIMING (CONTINUED)**

#### timing requirements for UTOPIA Slave receive (see Figure 60)


NO.			-600†, . -850,	UNIT	
			MIN	MAX	
1	tsu(URDV-URCH)	Setup time, URDATA valid before URCLK high	4		ns
2	th(URCH-URDV)	Hold time, URDATA valid after URCLK high	1		ns
3	tsu(URAV-URCH)	Setup time, URADDR valid before URCLK high	4		ns
4	th(URCH-URAV)	Hold time, URADDR valid after URCLK high	1		ns
9	tsu(URENBL-URCH)	Setup time, URENB low before URCLK high	4		ns
10	th(URCH-URENBL)	Hold time, URENB low after URCLK high	1		ns
11	tsu(URSH-URCH)	Setup time, URSOC high before URCLK high	4		ns
12	th(URCH-URSH)	Hold time, URSOC high after URCLK high	1		ns

<sup>†</sup> Product Preview device

# switching characteristics over recommended operating conditions for UTOPIA Slave receive (see Figure 60)

NO.	PARAMETER			–600 <sup>†</sup> , –720 <sup>†</sup> –850, −1G		
				MAX		
5	<sup>t</sup> d(URCH-URCLAV)	Delay time, URCLK high to URCLAV driven active value	3	12	ns	
6	td(URCH-URCLAVL)	Delay time, URCLK high to URCLAV driven inactive low	3	12	ns	
7	<sup>t</sup> d(URCH-URCLAVHZ)	Delay time, URCLK high to URCLAV going Hi-Z	9	18.5	ns	
8	tw(URCLAVL-URCLAVHZ)	Pulse duration (low), URCLAV low to URCLAV Hi-Z	3		ns	

<sup>†</sup> Product Preview device



<sup>†</sup> The UTOPIA Slave module has signals that are middle-level signals indicating a high-impedance state (i.e., the URCLAV and URSOC signals).

Figure 60. UTOPIA Slave Receive Timing<sup>†</sup>



#### **TIMER TIMING**

# timing requirements for timer inputs<sup>†</sup> (see Figure 61)

NO.	NO.		-85	-600 <sup>‡</sup> -720 <sup>‡</sup> -850 -1G		
			MIN	MAX		
1	tw(TINPH)	Pulse duration, TINP high	8P		ns	
2	tw(TINPL)	Pulse duration, TINP low	8P		ns	

 $<sup>\</sup>dagger$  P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

# switching characteristics over recommended operating conditions for timer outputs<sup>†</sup> (see Figure 61)

NO.	NO. PARAMETER		-60 -72 -85 -1	UNIT	
			MIN	MAX	
3	tw(TOUTH)	Pulse duration, TOUT high	8P-3		ns
4	tw(TOUTL)	Pulse duration, TOUT low	8P-3		ns

<sup>†</sup> P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

<sup>‡</sup> Product Preview device




Figure 61. Timer Timing

<sup>‡</sup> Product Preview device

### GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORT TIMING

## timing requirements for GPIO inputs<sup>†‡</sup> (see Figure 62)

NO.	NO.		-60 -72 -85 -10	UNIT	
			MIN	MAX	
1	t <sub>W</sub> (GPIH) Pulse duration, GPIx high		8P		ns
2	t <sub>W</sub> (GPIL) Pulse duration, GPIx low		8P		ns

<sup>†</sup> P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

# switching characteristics over recommended operating conditions for GPIO outputs† (see Figure 62)

NO.		PARAMETER					
		MIN	MAX				
3	tw(GPOH)	Pulse duration, GPOx high	24P – 8¶		ns		
4	tw(GPOL)	Pulse duration, GPOx low	24P – 8¶		ns		

P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.

This parameter value should not be used as a maximum performance specification. Actual performance of back-to-back accesses of the GPIO is dependent upon internal bus activity.




Figure 62. GPIO Port Timing

<sup>&</sup>lt;sup>‡</sup> The pulse width given is sufficient to generate a CPU interrupt or an EDMA event. However, if a user wants to have the DSP recognize the GPIx changes through software polling of the GPIO register, the GPIx duration must be extended to at least 12P to allow the DSP enough time to access the GPIO register through the CFGBUS.

<sup>§</sup> Product Preview device

#### **JTAG TEST-PORT TIMING**

## timing requirements for JTAG test port (see Figure 63)

NO.			-60 -72 -85 -1	0† 50	UNIT
			MIN	MAX	
1	t <sub>c</sub> (TCK)	Cycle time, TCK	35		ns
3	t <sub>su</sub> (TDIV-TCKH)	Setup time, TDI/TMS/TRST valid before TCK high	10		ns
4	th(TCKH-TDIV)	Hold time, TDI/TMS/TRST valid after TCK high	9		ns

<sup>†</sup> Product Preview device

# switching characteristics over recommended operating conditions for JTAG test port (see Figure 63)

NO.	PARAMETER	-60 -72 -85 -10	UNIT	
		MIN	MAX	
2	td(TCKL-TDOV) Delay time, TCK low to TDO valid	0	18	ns

<sup>†</sup> Product Preview device




Figure 63. JTAG Test-Port Timing

#### **MECHANICAL DATA**

The following table shows the thermal resistance characteristics for the PBGA — GLZ mechanical package.

#### thermal resistance characteristics (S-PBGA package) [GLZ]

NO.			Air Flow (m/s†)	∘C/W‡	°C/W (with Heat Sink <sup>§</sup> )
1	R⊖JC	Junction-to-case	N/A	3.11	3.11
2	R⊝JB	Junction-to-board	N/A	9.95	9.95
3	RΘJA	Junction-to-free air	0	19.6	14.4
4	RΘJA	Junction-to-free air	0.5	17.3	11.5
5	RΘJA	Junction-to-free air	1	15.6	9.3
6	RΘJA	Junction-to-free air	2	14.7	8
7	PsiJT	Junction-to-package top	N/A	0.83	0.83
8	PsiJB	Junction-to-board	N/A	7.88	7.88

<sup>†</sup> m/s = meters per second

The following mechanical package diagram(s) reflect the most up-to-date mechanical data released for these designated device(s).

<sup>‡</sup> Numbers are based on simulations.

<sup>§</sup> These thermal resistance numbers were modeled using a heat sink, part number 374024B00035, manufactured by AAVID Thermalloy. AAVID Thermalloy also manufactures a similar epoxy-mounted heat sink, part number 374024B00000. When operating at 1 GHz, a heat sink is required to reduce the thermal resistance characteristics of the package. TI recommends a passive, laminar heat sink, similar to the part numbers mentioned above.

www.ti.com 24-May-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SM32C6416TBGLZA8EP	ACTIVE	FCBGA	GLZ	532	60	Non-RoHS & Green	SNPB	Level-4-220C-72 HR	-40 to 105	SM32C6416TBGLZA 8EP	Samples
SM32C6416TBGLZI1EP	ACTIVE	FCBGA	GLZ	532	60	Non-RoHS & Green	SNPB	Level-4-220C-72 HR	-40 to 105	SM32C6416TBGLZI 1EP	Samples
V62/05607-05YA	ACTIVE	FCBGA	GLZ	532	60	Non-RoHS & Green	SNPB	Level-4-220C-72 HR	-40 to 105	SM32C6416TBGLZA 8EP	Samples
V62/05607-06YA	ACTIVE	FCBGA	GLZ	532	60	Non-RoHS & Green	SNPB	Level-4-220C-72 HR	-40 to 105	SM32C6416TBGLZI 1EP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## PACKAGE OPTION ADDENDUM

www.ti.com 24-May-2022


continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 5-Jan-2022

#### **TRAY**




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
SM32C6416TBGLZA8E P	GLZ	FCBGA	532	60	5 X 12	150	315	135.9	12190	25.5	17.25	16.95
SM32C6416TBGLZI1EP	GLZ	FCBGA	532	60	5 X 12	150	315	135.9	12190	25.5	17.25	16.95
V62/05607-05YA	GLZ	FCBGA	532	60	5 X 12	150	315	135.9	12190	25.5	17.25	16.95
V62/05607-06YA	GLZ	FCBGA	532	60	5 X 12	150	315	135.9	12190	25.5	17.25	16.95

# GLZ (S-PBGA-N532)

#### PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Thermally enhanced plastic package with a lid.
- D. Flip chip application only.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated