











**DRV8816** 

ZHCSBL1B-SEPTEMBER 2013-REVISED OCTOBER 2014

# DRV8816 DMOS 双路 1/2 H 桥电机驱动器

# 特性

- 独立的 H 桥电机驱动器
  - 驱动一个直流电机或其它负载
  - 低 R<sub>DS(on)</sub> MOSFET (典型值 0.4Ω)
- 低功耗睡眠模式
- 支持 100% PWM
- 工作电源电压范围为 8V 至 38V
- 耐热增强型表面贴装封装
- 可配置过流限制
- 保护特性:
  - VBB 欠压闭锁 (UVLO)
  - 电荷泵电压 (CPUV)
  - 过流保护 (OCP)
  - 短接至电源保护 (STS)
  - 短接至地保护 (STG)
  - 过热警告 (OTW)
  - 过热关断 (OTS)
  - 故障条件指示引脚 (nFAULT)

# 2 应用范围

- 打印机
- 工业自动化
- 机器人
- 电动工具

# 3 说明

本示例中使用的 DRV8816 提供一个具有两个独立 1/2H 桥驱动器的多用途电源驱动器解决方案。 此器件能够 驱动一个有刷直流电机或者步进电机的一个绕组,以及 其它诸如螺线管等的器件。 一个简单的 INx/ENx 接口 可实现与控制器电路的轻松对接。

输出级使用配置为 1/2H 桥的 N 通道功率 MOSFET。 DRV8816 能够提供高达 ±2.8A 的峰值输出电流,承受 最高 38V 的工作电压。一个内部电荷泵可用来生成所 需的栅极驱动电压。

低功耗睡眠模式可将部分内部电路关断,从而实现极低 的静态电流和功耗。 这种睡眠模式可通过专用的 nSLEEP 引脚来设定。

内部保护功能包括欠压闭锁、电荷泵故障、过流保护、 电源短路保护、接地短路保护、过热警告和过热关断。 故障条件通过 nFAULT 引脚指示


DRV8816 采用带有 PowerPAD™ 的 16 引脚散热薄型 小外形尺寸 (HTSSOP) 封装 (环保型:符合 RoHS 标 准且不含锑/溴)

器件信息(1)

部件号	封装	封装尺寸 (标称值)
DRV8816	HTSSOP (16)	4.40mm × 5.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

# 简化电路原理图






1	特性1	8.4 Device Functional Modes	11
2	应用范围 1	9 Application and Implementation	13
3	说明	9.1 Application Information	13
4	简化电路原理图1	9.2 Typical Application	
5	修订历史记录	10 Power Supply Recommendations	16
6	Pin Configuration and Functions	10.1 Bulk Capacitance	16
7	Specifications	10.2 Power Supervisor	16
•	7.1 Absolute Maximum Ratings	11 Layout	17
	7.2 Handling Ratings	11.1 Layout Guidelines	17
	7.3 Recommended Operating Conditions	11.2 Layout Example	
	7.4 Thermal Information	11.3 Thermal Protection	18
	7.5 Electrical Characteristics	<b>12</b> 器件和文档支持	19
	7.6 Typical Characteristics	12.1 商标	19
8	Detailed Description 8	12.2 静电放电警告	19
•	8.1 Overview	12.3 术语表	19
	8.2 Functional Block Diagram 8	<b>13</b> 机械封装和可订购信息	19
	8.3 Feature Description		

# 5 修订历史记录

Cł	hanges from Original (September 2013) to Revision A	Page
•	Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	4
•	Updated Figure 5	12



# 6 Pin Configuration and Functions



### **Pin Functions**

PI	N							
NAME	NO.	TYPE	DESCRIPTION					
POWER A	ND GROU	ND						
CP1	11	PWR	Charge numn quitabing nade	Connect a 0.4 UE VZD connector retail for VDD between CD4 and CD2				
CP2	12	_	Charge pump switching node	Connect a 0.1-µF X7R capacitor rated for VBB between CP1 and CP2				
GND	4, 13, PPAD	PWR	Device ground	Connect to system ground				
VBB	9	PWR	Power supply input	Connect to main power supply. Bypass to GND with a 0.1-µF ceramic capacitor and a larger bulk capacitor rated for at least the VBB voltage				
VCP	14	PWR	Charge pump output	Connect a 0.1-µF 16-V ceramic capacitor between VCP and VBB				
CONTROL	-							
EN1	6		½-H bridge enable	Logic high enables ½-H bridge output; logic low puts the FETs in HI-Z;				
EN2	2	'	72-11 bridge eriable	internal pulldown				
IN1	3			Logic high enables the high-side ½-H bridge FET; logic low enables				
IN2	16	'	72 Tr Bridge Control	the low side FET; internal pulldown				
nFAULT	1	0	Fault indication pin	Pulled logic low with fault condition; open-drain output requires an external pullup				
nSLEEP	5	I	Device sleep mode	Pull logic low to put device into a low-power sleep mode; internal pulldown				
OUTPUT								
OUT1	7	0	1/2-H bridge output					
OUT2	10	0	1/2-H bridge output					
SENSE	8	0	H-bridge low-side connect	Connect directly to GND or through a sense resistor to set OCP				
VPROPI								
VPROPI	15	0	Current-proportional output					

**Table 1. External Components** 

COMPONENT	PIN 1	PIN 2	RECOMMENDED	
$C_{VBB}$	VBB	GND	0.1-µF ceramic capacitor and a larger bulk capacitor rated for at least the VBB voltage	
C <sub>VCP</sub>	VCP	VBB	0.1-μF 16-V ceramic capacitor	
R <sub>nFAULT</sub>	VCC <sup>(1)</sup>	nFAULT	>1 kΩ resistor	
R <sub>nSLEEP</sub>	VCC <sup>(1)</sup>	nSLEEP	If nSLEEP isn't actively controlled, use a pull-up resistor of less than 20 $k\Omega$	
R <sub>SENSE</sub>	SENSE	GND	Optional low-value resistor. If not used, connect SENSE pin directly to GND.	
R <sub>VPROPI</sub>	VPROPI	GND	If VPROPI is used, add a 100kΩ resistor to GND	

<sup>(1)</sup> VCC is not a pin on the DRV8816, but a VCC supply voltage pullup is required.



# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VBB	Power supply voltage	-0.6	40	V
	Charge pump positive switching pin (CP2)	-0.6	VBB + 7	V
	Charge pump negative switching pin (CP1)	-0.6	VBB	V
	Digital pin voltage range (IN1, IN2, EN1, EN2, nSLEEP, nFAULT)	-0.3	7	V
	VBB to OUTx	-0.6	40	V
	OUTx to SENSE	-0.6	40	V
V <sub>(SENSE)</sub>	Sense voltage (SENSE) (2)	-0.5	1.0	V
	H-bridge output current (OUT1, OUT2, SENSE)	0	2.8	Α
	VPROPI pin voltage range (VPROPI)	-0.3	3.6	V
T <sub>A</sub>	Operating ambient temperature	-40	85	°C
T <sub>J</sub>	Operating junction temperature	-40	190	30

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating" conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Transients of ±1 V for less than 25 ns are acceptable.

## 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temper	erature range	-40	125	°C
	Electronic de l'e	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	-2000	2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-500	500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions (1)

		MIN	MAX	UNIT
VBB	Power supply voltage range	8	38	V
$V_{I}$	Input pin voltage range	0	5.5	V
f <sub>PWM</sub>	Applied PWM signal (IN1, IN2, EN1, EN2)		100	kHz
I <sub>OUT</sub>	H-bridge output current		2.8	Α
T <sub>A</sub>	Ambient temperature	-40	85	°C

<sup>(1)</sup> Power dissipation and thermal limits must be observed.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 7.4 Thermal Information

		DRV8816	
	THERMAL METRIC <sup>(1)</sup>	PWP	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	43.9	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance (3)	30.8	
$R_{\theta JB}$	Junction-to-board thermal resistance (4)	25.3	90044
ΨЈТ	Junction-to-top characterization parameter <sup>(5)</sup>	1.1	°C/W
ΨЈВ	Junction-to-board characterization parameter (6)	25	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance (7)	5.6	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ JT, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ JA, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ JB , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ JA , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

### 7.5 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT	
POWER	SUPPLIES (VBB)			·				
VBB	VBB operating voltage			8		38	V	
	VPD an austine a sumply summer	$f_{\text{PWM}}$ < 50 kHz			6		mA	
I <sub>VBB</sub>	VBB operating supply current	Charge pump on, Outputs disabled			3.2		mA	
I <sub>VBBQ</sub>	VBB sleep-mode supply current	nSLEEP = 0, T <sub>J</sub> = 25°C				10	μΑ	
CONTRO	OL INPUTS (IN1, IN2, EN1, EN2, n	SLEEP)						
V <sub>IL</sub>	Input logic low voltage	IN1, IN2, EN1, EN2		0		0.8	V	
V <sub>IH</sub>	Input logic high voltage	IINI, IINZ, EINI, EINZ		2		5.5	V	
$V_{IL}$	Input logic low voltage	nSLEEP		0		0.8	V	
$V_{IH}$	Input logic high voltage	IISLEEP		2.2		5.5	V	
I <sub>IL</sub>	Input logic low current	IN1, IN2, EN2, nSLEEP	$V_{IN} = 0 V$		0			
I <sub>IH</sub>	Input logic high current	IINT, IINZ, EINZ, IISLEEP	$V_{IN} = 5 V$		25		μA	
I <sub>IL</sub>	Input logic low current	EN1	$V_{IN} = 0 V$		0			
I <sub>IH</sub>	Input logic high current	EINI	$V_{IN} = 5 V$		100		μA	
В	Dulldown register of	IN1, IN2, EN2, nSLEEP			200		ŀO.	
R <sub>PD</sub>	Pulldown resistance	EN1			50		kΩ	
SERIAL	AND CONTROL OUTPUT (nFAUL	T)						
V <sub>OL</sub>	Output logic low voltage	I <sub>sink</sub> = 1 mA				0.4	V	
DMOS D	PRIVERS (OUT1, OUT2, SENSE)							
		Source driver, I <sub>OUT</sub> = -2.8 A, T <sub>J</sub> = 25°C			0.48		Ω	
_	Output ON resistance	Source driver, I <sub>OUT</sub> = -2.8 A, T <sub>J</sub> = 125°C			0.74	0.85		
R <sub>DS(on)</sub>	Output ON resistance	Sink driver, I <sub>OUT</sub> = -2.8 A, T <sub>J</sub> = 25°C			0.35			
		Sink driver, I <sub>OUT</sub> = −2.8 A, T	<sub>J</sub> = 125°C		0.52	0.7		
V <sub>TRIP</sub>	SENSE trip voltage	R <sub>SENSE</sub> between SENSE an	d GND		500		mV	




## **Electrical Characteristics (continued)**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
V	Dady diada famuard valtaga	Source diode, I <sub>f</sub> = −2.8 A		1.4	V
$V_f$	Body diode forward voltage	Sink diode, I <sub>f</sub> = 2.8 A		1.4	V
		From High-Z to High	70		
		From High-Z to Low	700 <sup>(1)</sup>		
	OLITy propagation dalay	From High to High-Z	120		
t <sub>pd</sub>	OUTx propagation delay	From High to Low	700		ns
		From Low to High-Z	350		
		From Low to High	350		
t <sub>COD</sub>	Crossover delay		500		ns
DAGain	VPROPI amplifier gain	Sense = 0.1 to 0.4 V	5		V/V
PROTECT	TION CIRCUITS				
$V_{UVLO}$	VBB UVLO	VBB rising	6.5	7.5	V
$V_{CPUV}$	VCP UVLO <sup>(2)</sup>	VBB rising; CPUV recovery	12	13.8	V
I <sub>OCP</sub>	Overcurrent protection trip level		3		Α
t <sub>DEG</sub>	Overcurrent deglitch time		3.0		μs
t <sub>OCP</sub>	Overcurrent retry time		1.6		ms
T <sub>OTW</sub>	Thermal warning temperature	Die temperature T <sub>j</sub>	160		°C
T <sub>OTW HYS</sub>	Thermal warning hysteresis	Die temperature T <sub>j</sub>	15		°C
T <sub>OTS</sub>	Thermal shutdown temperature	Die temperature T <sub>j</sub>	175		°C
T <sub>OTS HYS</sub>	Thermal shutdown hysteresis	Die temperature T <sub>j</sub>	15		°C


### 7.6 Typical Characteristics



 <sup>(1)</sup> If OUT2 is High, the typical time for OUT1 to go from High-Z to Low is 1700 ns.
 (2) Whenever VCP is less than VM + 10 V, a CPUV event occurs. This fault will be asserted whenever VBB is below 12 V. Note that the H-bridges will remain enabled until VBB = V<sub>UVLO</sub> even through nFAULT is pulled low.



# **Typical Characteristics (continued)**






## 8 Detailed Description

### 8.1 Overview

The DRV8816 uses 4 CMOS inputs to control 2 high-voltage high-current outputs, while integrating protection features, fault reporting, a sleep mode, and current sensing. EN1 and IN1 control OUT1, and EN2 and IN2 control OUT2, according to Table 2. The device is designed to drive two independent loads or one brushed DC motor, as shown in Figure 4 and Table 3.

When an  $R_{SENSE}$  resistor is used, the DRV8816 will automatically disable itself if  $V_{SENSE}$  exceeds 500mV—this provides a user-programmable overcurrent threshold. The VPROPI output equals the sense voltage amplified by a factor of 5, and it can be used by a microcontroller to know the motor current, in order to Pulse-Width Modulate the DRV8816 inputs and regulate motor current.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Bridge Control

The DRV8816 is controlled using separate enable and input pins for each 1/2-H-bridge.



### **Feature Description (continued)**

Table 2 shows the logic for the DRV8816.

Table 2. DRV8816 Logic

ENx	INx	OUTx
0	Χ	Z
1	0	L
1	1	Н

If a single DC motor is connected to the DRV8816, it is connected between the OUT1 and OUT2 pins as shown in Figure 4. Two DC motors may also be connected to the DRV8816. In this mode, it is not possible to reverse the direction of the motors; the motors will turn only in one direction. The connections are shown in Figure 4.




Figure 4. Bridge Control

Table 3 shows how motor operation for a single-brushed DC motor is controlled.

Table 3. Motor Operation for a Single-Brushed DC Motor

EN1	EN2	IN1	IN2	OUT1	OUT2	Operation
0	Х	X X Z X <sup>(1)</sup>		X <sup>(1)</sup>	Off (coast)	
Х	0	X	X	X <sup>(1)</sup>	Z	Off (coast)
1	1	0	0	L	L	Brake
1	1	0	1	L	Н	Reverse
1	1	1	0	Н	L	Forward
1	1	1	1	Н	Н	Brake

<sup>(1)</sup> The Half-H bridges are independent; output state depends on ENx and INx.

Table 4 shows how motor operation for dual-brushed DC motors is controlled.

Table 4. Motor Operation for a Dual-Brushed DC Motor

	ENx	INx	OUTx	Operation
Motor connected to	0	X	Z	Off (coast)
GND	1	0	L	Brake
	1	1	Н	Forward
	ENx	INx	OUTx	Operation
Motor connected to	0	X	Z	Off (coast)
VBB	1	0	L	Forward
	1	1	Н	Brake



### 8.3.2 Charge Pump

The charge pump is used to generate a supply above VBB to drive the source-side DMOS gates. A  $0.1-\mu F$  ceramic monolithic capacitor should be connected between CP1 and CP2 for pumping purposes. A  $0.1-\mu F$  ceramic monolithic capacitor should be connected between VCP and VBB to act as a reservoir to run the high-side DMOS devices. The VCP voltage level is internally monitored, and in the case of a fault condition, the outputs of the device are disabled.




Figure 5. Charge Pump

#### 8.3.3 VPROPI

The VPROPI output is equal to approximately 5x the voltage present on the SENSE pin. VPROPI is meaningful only if there is a resistor connected to the SENSE pin; If SENSE is connected to ground, VPROPI measures 0 V. Also note that during slow decay (brake), VPROPI measures 0 V. VPROPI can output a maximum of 2.5 V, because at 500 mV on SENSE, the H-bridge is disabled.

#### 8.3.4 Protection Circuits

The DRV8816 is fully protected against VBB undervoltage, charge pump undervoltage, overcurrent, and overtemperature events.

#### 8.3.4.1 VBB UVLO

If at any time the voltage on the VBB pin falls below the UVLO threshold voltage, all FETs in the H-bridge will be disabled and the charge pump will be disabled. Operation will resume when VBB rises above the UVLO threshold. Note that nFAULT does not indicate a UVLO because the CPUV fault is always asserted below VBB = 12 V.

### 8.3.4.2 VCP UVLO (CPUV)

During a CPUV event, the VCP voltage is measured to be below VCP + 10 V. If at any time the voltage on the VCP pin falls below the UVLO threshold voltage, the nFAULT pin is driven low. The nFAULT pin is released after operation has resumed. Note that this fault does not disable the output FETs and allows the device to continue operating. When VBB is below 12 V, this fault condition is always asserted and nFAULT is pulled low.



### 8.3.4.3 OCP

The current flowing through the high-side and low-side drivers is monitored to ensure that the motor lead is not shorted to supply or ground. If a short is detected, all FETs in the H-bridge are disabled, nFAULT is driven low, and a  $t_{\rm OCP}$  fault timer is started. After this period,  $t_{\rm OCP}$ , the device is then allowed to follow the input commands and another turn-on is attempted (nFAULT becomes high again during this attempt). If there is still a fault condition, the cycle repeats. If after  $t_{\rm OCP}$  expires it is determined the short condition is not present, normal operation resumes and nFAULT is released.

#### 8.3.4.4 OTW

If the die temperature increases past the thermal warning threshold, the nFAULT pin is driven low. After the die temperature has fallen below the hysteresis level, the nFAULT pin is released. If the die temperature continues to increase, the device enters overtemperature shutdown as described in *OTS*.

#### 8.3.4.5 OTS

If the die temperature exceeds safe limits, all FETs in the H-bridge are disabled and the charge pump is shut down. After the die temperature has fallen to a safe level, operation automatically resumes.

### 8.4 Device Functional Modes

#### 8.4.1 **SENSE**

A low-value resistor can be placed between the SENSE pin and ground for current-sensing purposes. The PCB should be designed with wide metal paths on each side of the resistor, to minimize IR drop that would decrease sense accuracy. Likewise, the distance from the sense resistor to the DRV8816 and bulk capacitor should be minimized.

To set a manual overcurrent trip threshold, place a resistor between the SENSE pin and GND. When the SENSE pin rises above 500 mV, the H-bridge output is disabled (High-Z). The device will automatically retry with a period of  $t_{OCP}$ . The overcurrent trip threshold can be calculated using  $I_{TRIP} = 500$  mV/ $\Omega$ . The overcurrent trip level selected cannot be greater than  $I_{OCP}$ .

If a sense resistor is not used, tie the SENSE pin directly to GND; in that case, the  $I_{OCP}$  detection of current through the internal FETs still functions.



# **Device Functional Modes (continued)**




Figure 6. Overcurrent Threshold



# 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The DRV8816 is typically used to drive a brushed DC motor.

# 9.2 Typical Application




Figure 7. Typical Application

### 9.2.1 Design Requirements

Table 5 shows parameters to consider when designing.

**Table 5. Design Parameters** 

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Motor voltage	$V_{BB}$	24V
Motor RMS current	I <sub>RMS</sub>	0.8A
Motor startup current	I <sub>START</sub>	2A
Motor current trip point	I <sub>TRIP</sub>	2.5A



### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Motor Voltage

The motor voltage to use will depend on the ratings of the motor selected and the desired RPM. A higher voltage spins a brushed DC motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive motor windings.

#### 9.2.2.2 Power Dissipation

The power dissipation of the DRV8816 is a function of RMS motor current and the each output's FET resistance  $(R_{DS(ON)})$ .

Power 
$$\approx I_{RMS}^2 \times (High-Side R_{DS(ON)} + Low-Side R_{DS(ON)})$$
 (1)

For this example, the ambient temperature is 35°C, and the junction temperature reaches 65°C. At 65°C, the sum of  $R_{DS(ON)}$  is about 1 $\Omega$ . With an example motor current of 0.8A, the dissipated power in the form of heat will be 0.8A² x 1 $\Omega$  = 0.64W.

The temperature that the DRV8816 reaches will depend on the thermal resistance to the air and PCB. It is important to solder the device PowerPAD to the PCB ground plane, with vias to the top and bottom board layers, in order dissipate heat into the PCB and reduce the device temperature. In the example used here, the DRV8816 had an effective thermal resistance  $R_{\theta,IA}$  of 47°C/W, and:

$$T_J = T_A + (P_D \times R_{\theta JA}) = 35^{\circ}C + (0.64W \times 47^{\circ}C/W) = 65^{\circ}C$$
 (2)

### 9.2.2.3 Motor Current Trip Point

When the voltage on pin SENSE exceeds  $V_{TRIP}$  (0.5V), overcurrent is detected. The  $R_{SENSE}$  resistor should be sized to set the desired  $I_{TRIP}$  level.

$$R_{SENSE} = 0.5V / I_{TRIP}$$
(3)

To set  $I_{TRIP}$  to 2A,  $R_{SENSE} = 0.5V / 2A = 0.25\Omega$ .

To prevent false trips, I<sub>TRIP</sub> must be higher than regular operating current. Motor current during startup is typically much higher than steady-state spinning, because the initial load torque is higher, and the absence of back-EMF causes a higher voltage and extra current across the motor windings.

It can be beneficial to limit startup current by using series inductors on the DRV8816 output, as that allows  $I_{TRIP}$  to be lower, and it may decrease the system's required bulk capacitance. Startup current can also be limited by ramping the forward drive duty cycle.

### 9.2.2.4 Sense Resistor Selection

For optimal performance, it is important for the sense resistor to be:

- Surface-mount
- Low inductance
- Rated for high enough power
- · Placed closely to the motor driver


The power dissipated by the sense resistor equals  $I_{RMS}^2$  x R. For example, if peak motor current is 3A, RMS motor current is 2A, and a  $0.05\Omega$  sense resistor is used, the resistor will dissipate  $2A^2$  x  $0.05\Omega$  = 0.2W. The power quickly increases with higher current levels.

Resistors typically have a rated power within some ambient temperature range, along with a de-rated power curve for high ambient temperatures. When a PCB is shared with other components generating heat, margin should be added. It is always best to measure the actual sense resistor temperature in a final system, along with the power MOSFETs, as those are often the hottest components.

Because power resistors are larger and more expensive than standard resistors, it is common practice to use multiple standard resistors in parallel, between the sense node and ground. This distributes the current and heat dissipation.



### 9.2.3 Application Curves



## 10 Power Supply Recommendations

## 10.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system.
- The power supply's capacitance and ability to source current.
- The amount of parasitic inductance between the power supply and motor systems.
- The acceptable voltage ripple.
- The type of motor used (Brushed DC, Brushless DC, Stepper).
- · The motor braking method.

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The datasheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 12. Example Setup of Motor Drive System with External Power Supply

### 10.2 Power Supervisor

Control input nSLEEP is used to minimize power consumption when the DRV8816 is not in use. This disables much of the internal circuitry, including the internal voltage rails and charge pump. nSLEEP is asserted low. A logic high on this input pin results in normal operation. When switching from low to high, the user should allow a 1-ms delay before applying PWM signals. This time is needed for the charge pump to stabilize.



## 11 Layout

### 11.1 Layout Guidelines

The printed circuit board (PCB) should use a heavy ground plane. For optimum electrical and thermal performance, the DRV8816 must be soldered directly onto the board. On the underside of the DRV8816 is a thermal pad, which provides a path for enhanced thermal dissipation. The thermal pad should be soldered directly to an exposed surface on the PCB. Thermal vias are used to transfer heat to other layers of the PCB.

The load supply pin, VBB, should be decoupled with an electrolytic capacitor (typically 100  $\mu$ F) in parallel with a ceramic capacitor placed as close as possible to the device. The ceramic capacitors between VCP and VBB, connected to VREG, and between CP1 and CP2 should be as close to the pins of the device as possible, in order to minimize lead inductance.

$$P_{TOT} = R_{DS(ON)} \times (I_{OUT(RMS)})^2$$

where

- P<sub>TOT</sub> is the total power dissipation.
- R<sub>DS(ON)</sub> is the resistance of the HS plus LS FETS.
- I<sub>OUT(RMS)</sub> is the RMS output current being applied to each winding.

(4)

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.

I<sub>OUT(RMS)</sub> is equal to approximately 0.7x the full-scale output current setting.


The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that R<sub>DS(ON)</sub> increases with temperature, so as the device heats, the power dissipation increases.

#### 11.1.1 Ground

A ground power plane should be located as close to DRV8816 as possible. The copper ground plane directly under the thermal pad makes a good location. This pad can then be connected to ground for this purpose.

### 11.2 Layout Example





# 11.3 Thermal Protection

If the die temperature exceeds approximately 150°C, the device is disabled until the temperature drops to a safe level. Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.



## 12 器件和文档支持

# 12.1 商标

PowerPAD is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

# 12.2 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 12.3 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

# 13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8816PWP	ACTIVE	HTSSOP	PWP	16	90	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8816	Samples
DRV8816PWPR	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8816	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2022

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8816PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 5-Jan-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DRV8816PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0	

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DRV8816PWP	PWP	HTSSOP	16	90	530	10.2	3600	3.5

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE




### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may not be present.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司