

Sample &

Buy



## TPS657051, TPS657052

SLVSA08A - FEBRUARY 2010 - REVISED SEPTEMBER 2015

Support &

Community

2.2

# TPS65705x PMU for Embedded Camera Module

Technical

Documents

#### 1 Features

- Two 400-mA Step-Down Converters
- Up to 92% Efficiency
- VIN Range for DC-DC Converter From 3.3 V to 6 V
- 2.25-MHz Fixed-Frequency Operation
- Power Save Mode at Light Load Current
- Output Voltage Accuracy in PWM Mode ±1.5%
- 100% Duty Cycle for Lowest Dropout
- 180° Out-of-Phase Operation •
- 1 General Purpose 200-mA LDO
- V<sub>IN</sub> Range for LDO From 1.7 V to 6.0 V
- Available in a 16-Ball DSBGA (WCSP) With 0.5mm Pitch

#### Applications 2

- **Digital Cameras**
- Portable Media Players
- Handheld Equipment

## 3 Description

Tools &

Software

TPS65705x The devices are small power management units targeted for embedded camera module or other portable low-power consumer-end equipments. The device contains two highly efficient step-down converters, a low dropout linear regulator, and additional supporting functions. The 2.25-MHz step-down converter enters a low-power mode at light load for maximum efficiency across the widest possible range of load currents. For low-noise applications, the device can be forced into fixedfrequency PWM mode using the MODE pin. The device allows the use of small inductors and capacitors to achieve a small sized solution. The TPS65705x provides an output current of up to

400 mA on both DC-DC converters and integrates one 200-mA LDO with different output settings. The LDO operates with an input voltage range from 1.7 V to 6 V, thus allowing it to be supplied from the output of the step-down converter or directly from the system voltage.

The TPS65705x comes in a small 16-pin wafer chip scale package (WCSP) with 0.5-mm ball pitch.

Device Information<sup>(1)</sup>

| PART NUMBER | PACKAGE    | BODY SIZE (NOM)   |  |  |
|-------------|------------|-------------------|--|--|
| TPS657051   |            | 2.00 mm + 2.00 mm |  |  |
| TPS657052   | DSBGA (16) | 2.06 mm × 2.06 mm |  |  |

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## **Application Circuit**



2

# **Table of Contents**

| 1 | Feat           | tures 1                           |  |  |  |  |  |  |  |  |
|---|----------------|-----------------------------------|--|--|--|--|--|--|--|--|
| 2 | Applications 1 |                                   |  |  |  |  |  |  |  |  |
| 3 | Des            | cription 1                        |  |  |  |  |  |  |  |  |
| 4 | Rev            | ision History 2                   |  |  |  |  |  |  |  |  |
| 5 | Dev            | ice Options3                      |  |  |  |  |  |  |  |  |
| 6 | Pin            | Configuration and Functions 3     |  |  |  |  |  |  |  |  |
| 7 | Spe            | cifications 4                     |  |  |  |  |  |  |  |  |
|   | 7.1            | Absolute Maximum Ratings 4        |  |  |  |  |  |  |  |  |
|   | 7.2            | ESD Ratings 4                     |  |  |  |  |  |  |  |  |
|   | 7.3            | Recommended Operating Conditions5 |  |  |  |  |  |  |  |  |
|   | 7.4            | Thermal Information 5             |  |  |  |  |  |  |  |  |
|   | 7.5            | Electrical Characteristics5       |  |  |  |  |  |  |  |  |
|   | 7.6            | Dissipation Ratings7              |  |  |  |  |  |  |  |  |
|   | 7.7            | Typical Characteristics 7         |  |  |  |  |  |  |  |  |
| 8 | Deta           | ailed Description 12              |  |  |  |  |  |  |  |  |
|   | 8.1            | Overview 12                       |  |  |  |  |  |  |  |  |
|   | 8.2            | Functional Block Diagram 12       |  |  |  |  |  |  |  |  |
|   |                |                                   |  |  |  |  |  |  |  |  |

|    | 8.3          | Feature Description                         | 12 |
|----|--------------|---|----|
|    | 8.4          | Device Functional Modes                     | 15 |
| 9  | App          | lication and Implementation                 | 16 |
|    | 9.1          | Application Information                     | 16 |
|    | 9.2          | Typical Application                         | 16 |
| 10 | Pow          | er Supply Recommendations                   | 18 |
| 11 | Lay          | out   | 19 |
|    | 11.1         | Layout Guidelines                           | 19 |
|    | 11.2         | Layout Example                              | 19 |
| 12 | Dev          | ice and Documentation Support               | 20 |
|    | 12.1         | Device Support                              | 20 |
|    | 12.2         | Related Links                               | 20 |
|    | 12.3         | Community Resources                         | 20 |
|    | 12.4         | Trademarks                                  | 20 |
|    | 12.5         | Electrostatic Discharge Caution             | 20 |
|    | 12.6         | Glossary                                    | 20 |
| 13 | Mec<br>Infor | hanical, Packaging, and Orderable<br>mation | 20 |
|    |              |   |    |

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes f | rom Original | (February 2010 | ) to Revision A |
|-----------|--------------|----------------|-----------------|
|           |              |                |                 |

| • | Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and |   |
|---|--|---|
|   | Mechanical, Packaging, and Orderable Information section   | 1 |
| • | Changed footnote error for Device Options table  | 3 |

## Product Folder Links: TPS657051 TPS657052

www.ti.com

Page



## 5 Device Options

| PART NO. <sup>(1)</sup> | SIZE FOR DSBGA VERSION                     | OPTIONS  | I <sup>2</sup> C |
|-------------------------|--|--|------------------|
| TPS657051               | D = 2076 μm ± 25 μm<br>E = 2076 μm ± 25 μm | DC-DC1 3.3 V FIX, DC-DC2 1.8 V FIX<br>DC-DC CONVERTERS 400 mA,<br>LDO VOUT 3 V FIX, 200 mA   | N/A              |
| TPS657052               | D = 2076 μm ± 25 μm<br>E = 2076 μm ± 25 μm | DC-DC1 3.3 V FIX, DC-DC2 1.8 V FIX<br>DC-DC CONVERTERS 400 mA,<br>LDO VOUT 2.8 V FIX, 200 mA | N/A              |

(1) For the most current package and ordering information, see the *Mechanical, Packaging, and Orderable Information* section at the end of this document, or see the TI website at www.ti.com.

# 6 Pin Configuration and Functions



TPS657051, TPS657052 SLVSA08A - FEBRUARY 2010-REVISED SEPTEMBER 2015

www.ti.com

STRUMENTS

EXAS

## **Pin Functions**

| PIN               |        | 1/0 | DESCRIPTION   |  |  |
|-------------------|--------|-----|---|--|--|
| NO.               | NAME   | 1/0 | DESCRIPTION   |  |  |
| A1                | VLDO   | 0   | Output voltage from LDO   |  |  |
| A2                | AGND   | —   | Analog ground   |  |  |
| A3                | VINLDO | I   | Input voltage pin for LDO   |  |  |
| A4 <sup>(1)</sup> | VCC    | Ι   | Supply Input for internal reference, has to be connected to VIN1/ VIN2  |  |  |
| B1 <sup>(2)</sup> | VIN1   | I   | Input voltage pin for buck converter 1  |  |  |
| B2                | EN1    | I   | Actively high enable input voltage for buck converter 1   |  |  |
| B3                | EN2    | I   | Actively high enable input voltage for buck converter 2   |  |  |
| B4 <sup>(2)</sup> | VIN2   | I   | Input voltage pin for buck converter 2  |  |  |
| C1                | L1     | 0   | Switch output from buck converter 1   |  |  |
| C2                | ENLDO  | I   | Actively high enable input voltage for LDO  |  |  |
| С3                | MODE   | I   | Set low to enable Power Save Mode. Pulling this PIN to high forces the device to operate in PWM mode over the whole load range. |  |  |
| C4                | L2     | 0   | Switch output from buck converter 2   |  |  |
| D1                | PGND1  | _   | Power ground  |  |  |
| D2                | FB1    | I   | Feedback input from buck converter 1  |  |  |
| D3                | FB2    | Ι   | Feedback input from buck converter 2  |  |  |
| D4                | PGND2  | —   | Power ground  |  |  |

(1) VCC must be the highest input for the device to function correctly.

(2) VIN1/VIN2 must be connected to VCC.

#### **Specifications** 7

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

|   |                          | MIN                 | MAX        | UNIT    |
|---|--------------------------|---------------------|------------|---------|
| Input voltage on all pins except A/PGND pins with respect to AGND |                          | -0.3                | 7          | V       |
| Voltage on pin VLDO1 with respect to AGND                         |                          | -0.3                | 3.6        | V       |
|   | L1, VLDO1, VINLDO1, PGND |                     | 600        | mA      |
| Current   | AGND                     |                     | 20         | mA      |
|   | All other pins           |                     | 3          | mA      |
| Continuous total power dissipation                                |                          | See <mark>Di</mark> | issipation | Ratings |
| Operating free-air temperature, T <sub>A</sub>                    |                          | -40                 | 85         | °C      |
| Maximum junction temperature, T <sub>J</sub>                      |                          |                     | 125        | °C      |
| Storage temperature, T <sub>stg</sub>                             |                          | -65                 | 150        | °C      |

## 7.2 ESD Ratings

|                             |               |  | VALUE | UNIT |
|-----------------------------|---------------|--|-------|------|
| V <sub>(ESD)</sub> Electric | Electrostatic | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2000 | V    |
|                             | discharge     | Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±500  | v    |

(1)

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (2)

Copyright © 2010-2015, Texas Instruments Incorporated



## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|                         |   | MIN | NOM | MAX | UNIT |
|-------------------------|---|-----|-----|-----|------|
| V <sub>IN1/2</sub>      | Input voltage for step-down converter DCDC1 and DCDC2     | 3.3 |     | 6   | V    |
| IOUTDCDC1/2             | Output current at L                                       |     |     | 400 | mA   |
| L                       | Inductor at L   | 1.5 | 2.2 | 4.7 | μH   |
| V <sub>INLDO</sub>      | Input voltage for LDO                                     | 1.7 |     | 6.0 | V    |
| I <sub>LDO</sub>        | Output current at LDO                                     |     |     | 200 | mA   |
| CINDCDC1/2              | Input Capacitor at $V_{IN1}$ and $V_{IN2}$                | 4.7 |     |     | μF   |
| C <sub>OUTDCDC1/2</sub> | Output Capacitor at V <sub>OUT1</sub> , V <sub>OUT2</sub> | 4.7 | 10  | 22  | μF   |
| C <sub>INLDO</sub>      | Input Capacitor at V <sub>INLDO</sub>                     | 2.2 |     |     | μF   |
| C <sub>OUTLDO</sub>     | Output Capacitor at V <sub>LDO</sub>                      | 2.2 |     |     | μF   |
| T <sub>A</sub>          | Operating ambient temperature                             | -40 |     | 85  | °C   |
| TJ                      | Operating junction temperature                            | -40 |     | 125 | °C   |

## 7.4 Thermal Information

|                       |  | TPS65705x   |      |
|-----------------------|--|-------------|------|
|                       | THERMAL METRIC <sup>(1)</sup>                | YZH (DSBGA) | UNIT |
|                       |  | 16 PINS     |      |
| $R_{\theta JA}$       | Junction-to-ambient thermal resistance       | 75          | °C/W |
| R <sub>0JC(top)</sub> | Junction-to-case (top) thermal resistance    | 22          | °C/W |
| $R_{\theta JB}$       | Junction-to-board thermal resistance         | 26          | °C/W |
| ΨJT                   | Junction-to-top characterization parameter   | 0.2         | °C/W |
| Ψ <sub>JB</sub>       | Junction-to-board characterization parameter | 24          | °C/W |
| R <sub>0JC(bot)</sub> | Junction-to-case (bottom) thermal resistance | N/A         | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 7.5 Electrical Characteristics

Unless otherwise noted:  $V_{IN1} = V_{IN2} = V_{INLDO} = 3.6$  V, L = LQMP21P 2.2 µH,  $C_{OUTDCDCx} = 10$  µF,  $C_{OUTLDO} = 2.2$  µF,  $T_A = -40^{\circ}$ C to +85°C

|                  | PARAMETER   | TEST CONDITIONS   | MIN | TYP  | MAX | UNIT |  |  |
|------------------|---|---|-----|------|-----|------|--|--|
| SUPPLY CUR       | SUPPLY CURRENT  |   |     |      |     |      |  |  |
| IQ               | Operating quiescent current DCDCx                     | DCDC1 and DCDC2 enabled, I <sub>OUT</sub> = 0 mA,<br>MODE =0<br>(PFM mode), LDO disabled    |     | 40   |     | μA   |  |  |
|                  |   | DCDC1 or DCDC2 enabled, I <sub>OUT</sub> = 0 mA,<br>MODE =0<br>(PFM mode), LDO disabled     |     | 25   |     | μA   |  |  |
|                  |   | DCDC1 or DCDC2 enabled, I <sub>OUT</sub> = 0 mA.<br>MODE =1 (forced PWM mode), LDO disabled |     | 4    |     | mA   |  |  |
|                  | Operating quiescent current LDO                       | DCDC1 and DCDC2 disabled, LDO enabled. IOUT = 0 mA  |     | 25   | 37  | μA   |  |  |
| I <sub>SD</sub>  | Shutdown current                                      | DCDC1, DCDC2, and LDO disable   |     | 5    | 12  | μA   |  |  |
| DIGITAL PINS     | (EN1, EN2, ENLDO, MODE)                               |   |     |      |     |      |  |  |
| V <sub>IH</sub>  | High-level input voltage for EN1,<br>EN2, ENLDO, MODE |   | 1.2 |      | VCC | V    |  |  |
| V <sub>IL</sub>  | Low-level input voltage for EN1,<br>EN2, ENLDO, MODE  |   |     |      | 0.4 | V    |  |  |
| I <sub>LKG</sub> | Input leakage current                                 | EN1, EN2, ENLDO, MODE tied to GND or $V_{\text{IN}} = V_{\text{IN2}}$                       |     | 0.01 | 0.1 | μA   |  |  |
| STEP-DOWN        | CONVERTERS  |   |     |      |     |      |  |  |
| V <sub>IN1</sub> | Input voltage for DCDC1                               |   | 3.3 |      | 6   | V    |  |  |

Copyright © 2010–2015, Texas Instruments Incorporated

## **Electrical Characteristics (continued)**

Unless otherwise noted:  $V_{IN1} = V_{IN2} = V_{INLDO} = 3.6$  V, L = LQMP21P 2.2  $\mu$ H, C<sub>OUTDCDCx</sub> = 10  $\mu$ F, C<sub>OUTLDO</sub> = 2.2  $\mu$ F, T<sub>A</sub> = -40°C to +85°C

|                     | PARAMETER  | TEST CONDITIONS  | MIN   | TYP  | MAX   | UNIT   |
|---------------------|--|--|-------|------|-------|--------|
| V <sub>IN2</sub>    | Input voltage for DCDC2  |  | 3.3   |      | 6     | V      |
|                     | Internal undervoltage lockout threshold                        | $V_{IN1} = V_{IN2}$ falling  | 2.15  | 2.2  | 2.25  | V      |
| UVLO                | Internal undervoltage lockout threshold hysteresis             | $V_{IN1} = V_{IN2}$ rising   |       | 120  |       | mV     |
| POWER SWIT          | СН   | -  | I     |      |       |        |
| -                   | High-side MOSFET ON-resistance                                 | $V_{IN1} = V_{IN2} = 3.6 V$  |       | 350  | 750   | mΩ     |
| R <sub>DS(ON)</sub> | Low-side MOSFET ON-resistance                                  | $V_{IN1} = V_{IN2} = 3.6 V$  |       | 350  | 600   | mΩ     |
| ILIME               | Forward current limit  | $3.3 \text{ V} \le \text{V}_{\text{IN1}} = \text{V}_{\text{IN2}} \le 6 \text{ V}$  | 550   | 650  | 770   | mA     |
| IOUTDCDC1/2         | DCDC1/DCDC2 output current                                     | $V_{IN1} = V_{IN2} > 3.3 \text{ V}$ , L = 2.2 µH   |       |      | 400   | mA     |
| OSCILLATOR          |  |  |       |      |       |        |
| fsw                 | Oscillator frequency   |  | 2.03  | 2.25 | 2.48  | MHz    |
| OUTPUT              |  |  |       |      | -     |        |
|                     | DCDC1 default output voltage                                   | $V_{IN1} = V_{IN2} \ge 3.3 \text{ V}$  |       | 3.3  |       | V      |
| Vouta               | DCDC2 default output voltage                                   | $V_{\rm IN1} = V_{\rm IN2} \ge 3.3 \text{ V}$  |       | 1.8  |       | V      |
|                     | EB pin input current   | DC-DC converter disabled   |       |      | 0.1   | uА     |
|                     | DC output voltage accuracy <sup>(1)</sup>                      | $V_{IN1} = V_{IN2} = 3.3 \text{ V}$ to 6 V, +1% voltage<br>positioning active; PFM operation, 0 mA < $I_{OUT}$<br>< $I_{OUTMAX}$ |       | +1%  | +3%   |        |
| Vout                | DC output voltage accuracy                                     | $V_{IN1} = V_{IN2} = 3.3 \text{ V to 6 V}$ , PWM operation,<br>0 mA < I <sub>OUT</sub> < I <sub>OUTMAX</sub>                     | -1.5% |      | +1.5% |        |
|                     | DC output voltage load regulation                              | PWM operation  |       | 0.5  |       | %/A    |
| t <sub>Start</sub>  | Start-up time  | Time from active EN to Start switching   |       | 200  |       | μs     |
| t <sub>Ramp</sub>   | V <sub>OUT</sub> ramp time                                     | Time to ramp from 5% to 95% of V <sub>OUT</sub>  |       | 250  |       | μs     |
| R <sub>DIS</sub>    | Internal discharge resistor at L1 or<br>L2<br>(TPS657051 Only) | DCDC1 or DCDC2 disabled  | 250   | 400  | 600   | Ω      |
| THERMAL PR          | OTECTION SEPARATELY FOR DCD                                    | C1, DCDC2 AND LDO1   | l     |      |       |        |
| T <sub>SD</sub>     | Thermal shutdown   | Increasing junction temperature  |       | 150  |       | °C     |
|                     | Thermal shudown hysteresis                                     | Decreasing junction temperature  |       | 30   |       | °C     |
| VLDO, LOW D         | ROPOUT REGULATOR   |  |       |      |       |        |
|                     | Input voltage range for LDO                                    |  | 1.7   |      | 6     | V      |
| V <sub>LDO</sub>    | TPS657051 LDO default output voltage <sup>(2)</sup>            |  |       | 3    |       | V      |
| V <sub>LDO</sub>    | TPS657052 LDO default output voltage <sup>(3)</sup>            |  |       | 2.8  |       | V      |
| lo                  | Output current for LDO   |  |       |      | 200   | mA     |
| I <sub>SC</sub>     | LDO short circuit current limit                                | $V_{LDO} = GND$  | 340   | 400  | 550   | mA     |
|                     | Dropout voltage at LDO   | $I_{O} = 200 \text{ mA}$   |       |      | 200   | mV     |
|                     | Output voltage accuracy for LDO                                | $I_0 = 100 \text{ mA}, V_{OUT} = 2.8 \text{V}$   | -2%   |      | +2%   |        |
|                     | Line regulation for LDO  | $V_{INLDO} = V_{LDO} + 0.5 V \text{ (min. 1.7 V) to 6 V,}$<br>$I_O = 50 \text{ mA}$  | -1%   |      | 1%    |        |
|                     | Load regulation for LDO  | $I_{O} = 1 \text{ mA to } 200 \text{ mA for LDO}$  | -1%   |      | 1%    |        |
| PSRR                | Power supply rejection ratio                                   | $f_{NOISE} \le 10 \text{ kHz}, C_{OUT} \ge 2.2 \text{ µf Vin} = 5 \text{ V},$<br>Vout = 2.8 V, IOUT = 100 mA                     |       | 50   |       | dB     |
| Vn                  | Ouput noise voltage  | Vout = 2.8 V, BW = 10Hz to 100kHz  |       | 160  |       | µV RMS |

(1) In Power Save Mode (PFM), the internal reference voltage is 1.01  $\times$  Vref. (2) VINLDO > 3 V

(3) VINLDO > 2.8 V

6 Submit Documentation Feedback



## **Electrical Characteristics (continued)**

Unless otherwise noted:  $V_{IN1} = V_{IN2} = V_{INLDO} = 3.6$  V, L = LQMP21P 2.2 µH,  $C_{OUTDCDCx} = 10$  µF,  $C_{OUTLDO} = 2.2$  µF,  $T_A = -40^{\circ}C$  to +85°C

|                   | PARAMETER                           | TEST CONDITIONS  | MIN | TYP | MAX | UNIT |
|-------------------|-------------------------------------|--|-----|-----|-----|------|
| t <sub>Ramp</sub> | V <sub>OUT</sub> ramp time          | Internal soft-start when LDO is enabled; Time to ramp from 5% to 95% of $V_{\text{OUT}}$ |     | 200 |     | μs   |
| R <sub>DIS</sub>  | Internal discharge resistor at VLDO | LDO disabled   | 250 | 400 | 550 | Ω    |

## 7.6 Dissipation Ratings

| DEVICE                      | PACKAGE | R <sub>θJA</sub> | T <sub>A</sub> ≤ 25°C<br>POWER RATING | DERATING FACTOR<br>ABOVE T <sub>A</sub> = 25°C | T <sub>A</sub> = 70°C<br>POWER RATING | T <sub>A</sub> = 85°C<br>POWER RATING |
|-----------------------------|---------|------------------|---------------------------------------|--|---------------------------------------|---------------------------------------|
| TPS657051/52 <sup>(1)</sup> | YZH     | 185              | 540 mW                                | 5.4 mW   | 297 mW                                | 216 mW                                |
| TPS657051/52 <sup>(2)</sup> | YZH     | 75               | 1.3 W                                 | 13.3 mW  | 0.7 W                                 | 0.5 W                                 |

The JEDEC low-K (1s) board used to derive this data was a 3in x 3in, two-layer board with 2-ounce copper traces on top of the board.
The JEDEC high-K (2s2p) board used to derive this data was a 3in x 3in, multilayer board with 1-ounce internal power and ground.

## 7.7 Typical Characteristics

|   |                            | FIGURE    |
|---|----------------------------|-----------|
| Efficiency DC-DC (VDCDC= 3.3 V), L = BRC1608 1.5 µH           | vs Load current / PFM mode | Figure 1  |
| Efficiency DC-DC (VDCDC= 3.3 V), L = BRC1608 1.5 µH           | vs Load current / PWM mode | Figure 2  |
| Efficiency DC-DC (VDCDC= 1.8 V), L = BRC1608 1.5 µH           | vs Load current / PFM mode | Figure 3  |
| Efficiency DC-DC (VDCDC= 1.8 V), L = BRC1608 1.5 µH           | vs Load current / PWM mode | Figure 4  |
| Line transient response DC-DC 1.8 V (PWM)                     | Scope plot                 | Figure 5  |
| Line transient response DC-DC 1.8 V (PFM)                     | Scope plot                 | Figure 6  |
| Line transient response LDO 2.8 V                             | Scope plot                 | Figure 7  |
| Load transient response DC-DC 1.8 V (PWM/PFM) 20 mA to 180 mA | Scope plot                 | Figure 8  |
| Load transient response DC-DC 1.8 V (PWM) 20 mA to 180 mA     | Scope plot                 | Figure 9  |
| Load transient response DC-DC 1.8 V (PFM/PWM) 20 mA to 360 mA | Scope plot                 | Figure 10 |
| Load transient response DC-DC 1.8 V (PWM) 20 mA to 360 mA     | Scope plot                 | Figure 11 |
| Load transient response LDO 2.8 V                             | Scope plot                 | Figure 12 |
| DC-DC PFM to PWM mode transition                              | Scope plot                 | Figure 13 |
| DC-DC PWM to PFM mode transition                              | Scope plot                 | Figure 14 |
| DC-DC Output voltage ripple in PFM mode                       | Scope plot                 | Figure 15 |
| DC-DC Output voltage ripple in PWM mode                       | Scope plot                 | Figure 16 |
| Startup timing DC-DC 1.8 V                                    | Scope plot                 | Figure 22 |
| Startup timing LDO 2.8 V                                      | Scope plot                 | Figure 23 |
| LDO PSRR  | Scope plot                 | Figure 17 |
| DC-DC Quiescent current                                       | vs VINDCDC                 | Figure 18 |
| LDO Quiescent current   | vs VINDCDC                 | Figure 19 |
| Shutdown current  | vs VINDCDC                 | Figure 20 |

### Table 1. Table Of Graphs



## TPS657051, TPS657052

SLVSA08A - FEBRUARY 2010-REVISED SEPTEMBER 2015



8

Copyright © 2010–2015, Texas Instruments Incorporated



TPS657051, TPS657052

#### www.ti.com

SLVSA08A - FEBRUARY 2010 - REVISED SEPTEMBER 2015



Copyright © 2010-2015, Texas Instruments Incorporated

Submit Documentation Feedback



## TPS657051, TPS657052

SLVSA08A - FEBRUARY 2010-REVISED SEPTEMBER 2015





## TPS657051, TPS657052

SLVSA08A – FEBRUARY 2010– REVISED SEPTEMBER 2015



TPS657051, TPS657052 SLVSA08A – FEBRUARY 2010 – REVISED SEPTEMBER 2015



## 8 Detailed Description

## 8.1 Overview

The TPS65705x integrates fixed-output voltage, two highly efficient step-down converters, along with an LDO. Each regulator has dedicated input pins for easy control.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

## 8.3.1 DC-DC Converter

The TPS65705x step-down converter operates with typically 2.25-MHz fixed-frequency pulse width modulation (PWM) at moderate to heavy load currents. With MODE pin set to low, at light load currents the converter can automatically enter Power Save Mode and operates then in PFM mode.

During PWM operation the converter use a unique fast response voltage mode control scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the high-side MOSFET switch is turned on. The current flows now from the input capacitor through the high-side MOSFET switch through the inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips



## Feature Description (continued)

and the control logic will turn off the switch. The current limit comparator will also turn off the switch in case the current limit of the high-side MOSFET switch is exceeded. After an off time preventing shoot through current, the low-side MOSFET rectifier is turned on and the inductor current will ramp down. The current flows now from the inductor to the output capacitor and to the load. It returns back to the inductor through the low-side MOSFET rectifier.

The next cycle will be initiated by the clock signal again turning off the low-side MOSFET rectifier and turning on the on the high-side MOSFET switch. The DCDC1 converter output voltage is set to 3.3 V and the DCDC2 converter output voltage is set to 1.8 V per default. A 180° phase shift between DCDC1 and DCDC2 decreases the input RMS current and synchronizes the operation of the two DC-DC converts. The FB pin must be directly connected to the output voltage of DC-DC and no external resistor network must be connected.

## 8.3.2 Power Save Mode

The Power Save Mode is enabled with Mode Pin set to low. If the load current decreases, the converter will enter Power Save Mode operation automatically. During Power Save Mode the converter skips switching and operates with reduced frequency in PFM mode with a minimum quiescent current to maintain high efficiency. The converter will position the output voltage typically +1% above the nominal output voltage. This voltage positioning feature minimizes voltage drops caused by a sudden load step. The transition from PWM mode to PFM mode occurs once the inductor current in the low-side MOSFET switch becomes zero, which indicates discontinuous conduction mode. During the Power Save Mode the output voltage is monitored with a PFM comparator. As the output voltage falls below the PFM comparator threshold of VOUT nominal +1%, the device starts a PFM current pulse. The high-side MOSFET switch will turn on, and the inductor current ramps up. After the ON-time expires, the switch is turned off and the low-side MOSFET switch is turned on until the inductor current becomes zero. The converter effectively delivers a current to the output voltage is equal or higher than the PFM comparator threshold, the device stops switching and enters a sleep mode with typical 25-µA current consumption.

If the output voltage is still below the PFM comparator threshold, a sequence of further PFM current pulses are generated until the PFM comparator threshold is reached. The converter starts switching again once the output voltage drops below the PFM comparator threshold. With a fast single threshold comparator, the output voltage ripple during PFM mode operation can be kept small. The PFM Pulse is time controlled, which allows to modify the charge transferred to the output capacitor by the value of the inductor. The resulting PFM output voltage ripple and PFM frequency depend in first order on the size of the output capacitor and the inductor value. Increasing output capacitor values and inductor values will minimize the output ripple. The PFM frequency decreases with smaller inductor values and increases with larger values. The PFM mode is left and PWM mode is entered in case the output current can not longer be supported in PFM mode. The Power Save Mode can be disabled by setting Mode pin to high. The converter will then operate in fixed-frequency PWM mode.

## 8.3.2.1 Dynamic Voltage Positioning

This feature reduces the voltage under/overshoots at load steps from light to heavy load and vice versa. It is active in Power Save Mode and regulates the output voltage 1% higher than the nominal value. This provides more headroom for both the voltage drop at a load step, and the voltage increase at a load throw-off.



# Feature Description (continued)

## 8.3.2.2 Soft Start

The step-down converter in TPS657051/52 has an internal soft start circuit that controls the ramp up of the output voltage. The output voltage ramps up from 5% to 95% of its nominal value within typical 250s. This limits the inrush current in the converter during ramp up and prevents possible input voltage drops when a battery or high impedance power source is used.



ΕN

VOUT

95%

## 8.3.2.3 100% Duty Cycle Low Dropout Operation

The device starts to enter 100% duty cycle mode once the input voltage comes close to the nominal output voltage. In order to maintain the output voltage, the high-side MOSFET switch is turned on 100% for one or more cycles. With further decreasing VIN the high-side MOSFET switch is turned on completely. In this case the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

<sup>t</sup>RAMP

t<sub>Start</sub>

 $V_{INmin} = V_{Omax} + I_{Omax} (R_{DS(on)}max + R_L)$ 

where

- I<sub>Omax</sub> = maximum output current plus inductor ripple current
- R<sub>DS(on)</sub>max = maximum high-side switch RDSon
- R<sub>L</sub> = DC resistance of the inductor
- V<sub>Omax</sub> = nominal output voltage plus maximum output voltage tolerance

## 8.3.3 180° Out-of-Phase Operation

In PWM Mode the converters operate with a 180° turn-on phase shift of the PMOS (high-side) transistors. This prevents the high-side switches of both converters from being turned on simultaneously, and therefore smooths the input current. This feature reduces the surge current drawn from the supply.

## 8.3.3.1 Under-Voltage Lockout

The under voltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables the converters and LDOs. The under-voltage lockout threshold is typically 2.2 V.

## 8.3.4 Short-Circuit Protection

All outputs are short-circuit protected with a maximum output current as defined in the electrical specifications.

## 8.3.5 Thermal Shutdown

As soon as the junction temperature,  $T_J$ , exceeds typically 150°C for the DC-DC converter or LDO, the device goes into thermal shutdown. In this mode, the low-side and high-side MOSFETs are turned-off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis again. A thermal shutdown for the LDO or the DC-DC converter will disable both power supplies simultaneously.

(1)





## Feature Description (continued)

## 8.3.6 LDO

The low dropout voltage regulator is designed to operate well with low value ceramic input and output capacitors. It operates with input voltages down to 1.7 V. The LDO offers a maximum dropout voltage of 200 mV at rated output current. The LDO supports a current limit feature.

## 8.3.7 Enable for DCDC1, DCDC2 and LDO

Disabling the DC-DC converter or LDO, forces the device into shutdown, with a shutdown quiescent current as defined in *Electrical Characteristics*. In this mode, the power FETs are turned-off and the entire internal control circuitry is switched-off.

## 8.4 Device Functional Modes

DCDC1, DCDC2, and LDO have dedicated enable pins. If all enable pins are pulled low the device will remain shutdown. If any of enable pins are pulled high corresponding regulators are enabled.



## 9 Application and Implementation

## NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TPS65705x device is designed for use as a power supply for embedded camera modules or other portable low-power equipment.

## 9.2 Typical Application



## 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

| Table | 2. | Design | Parameters |
|-------|----|--------|------------|
|-------|----|--------|------------|

| DESIGN PARAMETER     | VALUE        |
|----------------------|--------------|
| Input Supply Voltage | 3.3 V to 6 V |
| Switching Frequency  | 2.25 Mhz     |

## 9.2.2 Detailed Design Procedure

## 9.2.2.1 Output Filter Design (Inductor and Output Capacitor)

### 9.2.2.1.1 Inductor Selection

The converter operates typically with 2.2-µH output inductor. Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. The selected inductor has to be rated for its DC resistance and saturation current. The DC resistance of the inductor will influence directly the efficiency of the converter. Therefore an inductor with lowest DC resistance should be selected for highest efficiency.

Equation 2 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 2. This is recommended because during heavy load transient the inductor current will rise above the calculated value.



$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f}$$
$$I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$

where

- f = Switching Frequency (2.25 MHz typical)
- L = Inductor Value

2

- $\Delta I_1$  = Peak-to-Peak inductor ripple current
- I<sub>Lmax</sub> = Maximum Inductor current

The highest inductor current will occur at maximum Vin.

Open core inductors have a soft saturation characteristic and they can usually handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. It must be considered, that the core material from inductor to inductor differs and will have an impact on the efficiency especially at high switching frequencies.

Notice that the step-down converter has internal loop compensation. As the internal loop compensation is designed to work with a certain output filter corner frequency calculated as follows:

$$f_{c} = \frac{1}{2\pi\sqrt{L \times Cout}}$$
 with L = 2.2  $\mu$ H, Cout = 10  $\mu$ F (4)

This leads to the fact the selection of external L-C filter has to be coped with the above formula. As a general rule of thumb the product of LxCout should be constant while selecting smaller inductor or increasing output capacitor value.

Refer to Table 3 and the typical applications for possible inductors.

|               |                | -           |
|---------------|----------------|-------------|
| INDUCTOR TYPE | INDUCTOR VALUE | SUPPLIER    |
| BRC1608       | 1.5 µH         | Taiyo Yuden |
| MLP2012       | 2.2 µH         | TDK         |
| MIPSA2520     | 2.2 µH         | FDK         |
| LPS3015       | 2.2 µH         | Coilcraft   |
| LQM21P        | 2.2 µH         | Murata      |

### Table 3. Tested Inductors

## 9.2.2.1.2 Output Capacitor Selection

The advanced Fast Response voltage mode control scheme of the step-down converter allows the use of small ceramic capacitors with a typical value of 10 µF, without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values result in lowest output voltage ripple and are therefore recommended. For an inductor value of 2.2 µH, an output capacitor with 10 µF can be used. Refer to Table 4.

If ceramic output capacitors are used, the capacitor RMS ripple current rating will always meet the application requirements. Just for completeness the RMS ripple current is calculated as: · · / - · · ·

$$I_{\text{RMSCout}} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$

At nominal load current the inductive converters operate in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

#### Copyright © 2010-2015, Texas Instruments Incorporated

(3)

(2)

(5)

$$\Delta \text{Vout} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{\text{L} \times f} \times \left(\frac{1}{8 \times \text{Cout} \times f} + \text{ESR}\right)$$

Where the highest output voltage ripple occurs at the highest input voltage Vin.

At light load currents the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage

### 9.2.2.1.3 Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. The converters need a ceramic input capacitor of 10  $\mu$ F. The input capacitor can be increased without any limit for better input voltage filtering.

| ТҮРЕ                   | COMPONENT SUPPLIER           | VALUE  | VOLTAGE<br>RATING | SIZE | MATERIAL    |
|------------------------|------------------------------|--------|-------------------|------|-------------|
| DC-DC Output Capacitor | Murata<br>GRM155R60G475ME47D | 4.7 µF | 4 V               | 0402 | Ceramic X5R |
| LDO I/O Capacitor      | Murata<br>GRM155R60J225ME15D | 2.2 µF | 6.3 V             | 0402 | Ceramic X5R |
| DC-DC Output Capacitor | Murata<br>GRM188R60J475K     | 4.7 µF | 6.3 V             | 0603 | Ceramic X5R |
| DC-DC I/O Capacitor    | Murata<br>GRM188R60J106M69D  | 10 µF  | 6.3 V             | 0603 | Ceramic X5R |

Table 4. Tested Capacitors

## 9.2.3 Application Curves



## **10 Power Supply Recommendations**

The device is optimized to be powered from single-cell Lithium battery. The input supply is required to stay above UVLO threshold without shutting down DC-DC converters. Power input pins of each regulator should be properly bypassed through ceramic capacitors that work best when placed close to the input pins as close as possible.

(6)



## 11 Layout

## 11.1 Layout Guidelines

- All input capacitors should be soldered as close as possible to the device.
- All inductors should be placed as close as possible to switching pins through thick trace.
- All feedback traces should be routed differentially and away from noisy traces such as switching signals.

## 11.2 Layout Example



Figure 24. Layout Recommendation

TEXAS INSTRUMENTS

www.ti.com

## **12 Device and Documentation Support**

## 12.1 Device Support

## 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

| PARTS     | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL<br>DOCUMENTS | TOOLS &<br>SOFTWARE | SUPPORT & COMMUNITY |
|-----------|----------------|--------------|------------------------|---------------------|---------------------|
| TPS657051 | Click here     | Click here   | Click here             | Click here          | Click here          |
| TPS657052 | Click here     | Click here   | Click here             | Click here          | Click here          |

### Table 5. Related Links

## 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|-------------------------------|--------------------|--------------|-------------------------|---------|
|                  |               |              |                    |      |                |                 | (6)                           |                    |              |                         |         |
| TPS657051YZHT    | ACTIVE        | DSBGA        | YZH                | 16   | 250            | RoHS & Green    | SNAGCU                        | Level-1-260C-UNLIM | -40 to 85    | TPS657051               | Samples |
| TPS657052YZHR    | ACTIVE        | DSBGA        | YZH                | 16   | 3000           | RoHS & Green    | SNAGCU                        | Level-1-260C-UNLIM | -40 to 85    | TPS657052               | Samples |
| TPS657052YZHT    | ACTIVE        | DSBGA        | YZH                | 16   | 250            | RoHS & Green    | SNAGCU                        | Level-1-260C-UNLIM | -40 to 85    | TPS657052               | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |                 |                    |      |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing | Pins | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| TPS657051YZHT               | DSBGA           | YZH                | 16   | 250  | 180.0                    | 8.4                      | 2.18       | 2.18       | 0.81       | 4.0        | 8.0       | Q1               |
| TPS657052YZHR               | DSBGA           | YZH                | 16   | 3000 | 180.0                    | 8.4                      | 2.18       | 2.18       | 0.81       | 4.0        | 8.0       | Q1               |
| TPS657052YZHT               | DSBGA           | YZH                | 16   | 250  | 180.0                    | 8.4                      | 2.18       | 2.18       | 0.81       | 4.0        | 8.0       | Q1               |

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Jun-2015



\*All dimensions are nominal

| Device        | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS657051YZHT | DSBGA        | YZH             | 16   | 250  | 182.0       | 182.0      | 20.0        |
| TPS657052YZHR | DSBGA        | YZH             | 16   | 3000 | 182.0       | 182.0      | 20.0        |
| TPS657052YZHT | DSBGA        | YZH             | 16   | 250  | 182.0       | 182.0      | 20.0        |

# YZH0016



# **PACKAGE OUTLINE**

# DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.



# YZH0016

# **EXAMPLE BOARD LAYOUT**

## DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

 Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



# YZH0016

# **EXAMPLE STENCIL DESIGN**

# DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated