











INA250-Q1 ZHCSF08A – JULY 2016–REVISED NOVEMBER 2016

INA250-Q1 集成有精密分流电阻的汽车类 36V 低侧或高侧双向零漂移分流监视器

1 特性

- 适用于汽车电子 应用
- 具有符合 AEC-Q100 标准的下列结果:
 - 器件温度 1 级: -40℃ 至 +125℃ 的环境运行温度范围
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级
 - 器件组件充电模式 (CDM) ESD 分类等级 C5
- 集成有精密分流电阻:
 - 分流电阻: 2mΩ
 - 分流电阻容差: 0.1%(最大值)
 - 15A 持续电流 (-40°C 至 +85°C)
 - 0°C 至 +125°C 范围内的温度系数:
 10ppm/°C
- 高精度:
 - 增益误差(分流和放大器): 0.3%(最大值)
 - 偏移电流: 50mA (最大值, INA250A2-Q1)
- 四种增益可供选择:
 - INA250A1-Q1: 200mV/A
 - INA250A2-Q1: 500mV/A
 - INA250A3-Q1: 800mV/A
 - INA250A4-Q1: 2V/A
- 宽共模电压范围: -0.1V 至 36V
- 额定运行温度范围: -40°C 至 +125°C

2 应用

- 车身控制模块
- 直流/直流转换器
- 电池管理系统
- 引擎控制系统
- 悬架系统

3 说明

INA250-Q1 是符合汽车级标准的电压输出、电流感测放大器系列,其集成了一个内部精密分流电阻,能够在 OV 至 36V 共模电压范围上实现高精度电流测量,并且与电源电压无关。


INA250-Q1 系列提供四级输出电压: 200mV/A、500mV/A、800mV/A 和 2V/A。该器件已经过完全测试,可在 +125°C 最高温度下提供高达 10A 的持续电流。INA250-Q1 器件由 2.7V 至 36V 的单一电源供电,最大供电电流为 300μA。INA250-Q1 的所有增益版本均在扩展级运行温度范围(-40°C 至 +125°C)内额定运行,并且采用薄型小外形尺寸 (TSSOP)-16 封装。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
INA250-Q1	TSSOP (16)	5.00mm x 4.40mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

简化电路原理图





目录

1	特性 1		7.4 Device Functional Modes	16
2	应用 1	8	Applications and Implementation	20
3	说明 1		8.1 Application Information	20
4	修订历史记录 2		8.2 Typical Applications	20
5	Pin Configuration and Functions	9	Power Supply Recommendations	<mark>2</mark> 4
6	Specifications4	10	Layout	25
•	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	25
	6.2 ESD Ratings		10.2 Layout Examples	25
	6.3 Recommended Operating Conditions 4	11	器件和文档支持	27
	6.4 Thermal Information		11.1 接收文档更新通知	
	6.5 Electrical Characteristics		11.2 文档支持	27
	6.6 Typical Characteristics 8		11.3 社区资源	27
7	Detailed Description		11.4 商标	27
	7.1 Overview		11.5 静电放电警告	27
	7.2 Functional Block Diagram		11.6 Glossary	
	7.3 Feature Description	12	机械、封装和可订购信息	28


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Original (July 2016) to Revision APage• 已将文档状态从"产品预览"改为"量产数据"1• Changed maximum charged-device model ESD value from ±750 to ±10004• Changed maximum I_B values in the Electrical Characteristics table from ±35 to ±406



5 Pin Configuration and Functions



Pin Functions

PIN			DECODINE	
NAME	NO.	1/0	DESCRIPTION	
GND	6, 8, 11	Analog	Ground	
IN-	1, 2, 3	Analog input	Connect to load	
IN+	14, 15, 16	Analog input	Connect to supply	
OUT	9	Analog output	Output voltage	
REF	7	Analog input	Reference voltage, 0 V to VS (up to 18 V)	
SH-	4	Analog output	Kelvin connection to internal shunt. Connect to VIN− if no filtering is needed. See 图 33 for filter recommendations.	
SH+	13	Analog output	Kelvin connection to internal shunt. Connect to VIN+ if no filtering is needed. See ₹ 33 for filter recommendations.	
VIN-	5	Analog input	Voltage input from load side of shunt resistor.	
VIN+	12	Analog input	Voltage input from supply side of shunt resistor.	
VS	10	Analog	Device power supply, 2.7 V to 36 V	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage (VS)			40	V
Analog input current	Continuous current		±15	Α
Analog inputs (IN+, IN-)	Common-mode	GND - 0.3	40	V
Apple of increte (VINI)	Common-mode	GND - 0.3	40	
Analog inputs (VIN+, VIN-)	Differential (V _{IN+}) – (V _{IN-})	-40	40	V
Analog inputs (REF) GND – 0.3		VS + 0.3	V	
Analog outputs (SH+, SH-)	Common-mode	GND - 0.3	40	V
Analog outputs (OUT)	•	GND - 0.3	(VS + 0.3) up to 18	V
	Operating, T _A	-55	150	
Temperature	Junction, T _J		150	°C
	Storage, T _{stg}	-65	150	

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	\/	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

	· •	MIN	NOM MAX	UNIT
V_{CM}	Common-mode input voltage	0	36	٧
VS	Operating supply voltage	2.7	36	٧
T _A	Operating free-air temperature	-40	125	٥°



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		
			UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	104.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	48.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	4.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	48	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).



6.5 Electrical Characteristics

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
INPUT					<u>'</u>	
V_{CM}	Common-mode input range		-0.1		36	V
		INA250A1-Q1, $V_{IN+} = 0 \text{ V to } 36 \text{ V},$ $T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	94	102		
CMR	Common-mode rejection	INA250A2-Q1, $V_{IN+} = 0 \text{ V to } 36 \text{ V},$ $T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	97	110		dB
CIVIR	Common-mode rejection	INA250A3-Q1, $V_{IN+} = 0 \text{ V to } 36 \text{ V},$ $T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	106	114		uБ
		INA250A4-Q1, $V_{IN+} = 0 \text{ V to } 36 \text{ V},$ $T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	108	118		
		INA250A1-Q1, I _{SENSE} = 0 A		±15	±100	
	Offset current, RTI ⁽¹⁾	INA250A2-Q1, I _{SENSE} = 0 A		±12.5	±50	mA
los	Offset current, KTTV	INA250A3-Q1, I _{SENSE} = 0 A		±5	±30	
		INA250A4-Q1, I _{SENSE} = 0 A		±5	±20	
dl _{OS} /dT	RTI versus temperature	$T_A = -40$ °C to 125°C		25	250	μΑ/°C
PSR		VS = 2.7 V to 36 V, T _A = -40°C to 125°C		±0.03	±1	mA/V
I _B	Input bias current	I _{B+} , I _{B-} , I _{SENSE} = 0 A		±28	±40	μΑ
V_{REF}	Reference input range (2)		0	(V	S) up to 18	V
SHUNT F	RESISTOR ⁽³⁾					
R _{SHUNT}	Shunt resistance	Equivalent resistance when used with onboard amplifier	1.998	2	2.002	mΩ
	(SH+ to SH-)	Used as stand-alone resistor ⁽⁴⁾	1.9	2	2.1	
	Package resistance	IN+ to IN-		4.5		mΩ
		$T_A = -40$ °C to 125°C		15		
	Resistor temperature coefficient	$T_A = -40$ °C to 0°C		50		ppm/°C
	Commont	T _A = 0°C to 125°C		10		
I _{SENSE}	Maximum continuous current ⁽⁵⁾	$T_A = -40$ °C to 85°C			±15	Α
	Shunt short time overload	I _{SENSE} = 30 A for 5 seconds		±0.05%		
	Shunt thermal shock	-65°C to 150°C, 500 cycles		±0.1%		
	Shunt resistance to solder heat	260°C solder, 10 s		±0.1%		
	Shunt high temperature exposure	1000 hours, T _A = 150°C		±0.15%		
	Shunt cold temperature storage	24 hours, T _A = -65°C		±0.025%		

⁽¹⁾ RTI = referred-to-input.

⁽²⁾ The supply voltage range maximum is 36 V, but the reference voltage cannot be higher than 18 V.

⁽³⁾ See the Integrated Shunt Resistor section for additional information regarding the integrated current-sensing resistor.

⁽⁴⁾ The internal shunt resistor is intended to be used with the internal amplifier and is not intended to be used as a stand-alone resistor. See the *Integrated Shunt Resistor* section for more information.

⁽⁵⁾ See **3** 30 and the *Layout* section for additional information on the current derating and layout recommendations to improve the current handling capability of the device at higher temperatures.



Electrical Characteristics (continued)


	PARAMETER	CONDITIONS	MIN TYP	MAX	UNIT
OUTPL	JT				
		INA250A1-Q1	200		
^	0-1-	INA250A2-Q1	500		mV/A
G	Gain	INA250A3-Q1	800		İ
		INA250A4-Q1	2		V/A
		$I_{SENSE} = -10 \text{ A to } 10 \text{ A}, T_A = 25^{\circ}\text{C}$	±0.05%	±0.3%	
	System gain error ⁽⁶⁾	$I_{SENSE} = -10 \text{ A to } 10 \text{ A},$ $T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		±0.75%	
		$T_A = -40$ °C to 125°C		45	ppm/°C
	Nonlinearity error	$I_{SENSE} = 0.5 A to 10 A$	±0.03%		
R _O	Output impedance		1.5		Ω
	Maximum capacitive load	No sustained oscillation	1		nF
VOLTA	AGE OUTPUT ⁽⁷⁾		_		
	Swing to VS power-supply rail	$R_L = 10 \text{ k}\Omega \text{ to GND}$	(VS) - 0.1	(VS) - 0.2	V
	Swing to GND	$R_L = 10 \text{ k}\Omega \text{ to GND}$	(V _{GND}) + 25	$(V_{GND}) + 50$	mV
FREQU	JENCY RESPONSE				
		INA250A1-Q1, $C_L = 10 \text{ pF}$	50		
BW	Bandwidth	INA250A2-Q1, $C_L = 10 \text{ pF}$	50		kHz
DVV	Danuwium	INA250A3-Q1, $C_L = 10 \text{ pF}$	35		KHZ
		INA250A4-Q1, $C_L = 10 \text{ pF}$	11		
SR	Slew rate	C _L = 10 pF	0.2		V/μs
NOISE	, RTI ⁽¹⁾				
		INA250A1-Q1	51		
	Valtaga najaa danaitu	INA250A2-Q1	35		nV/√ Hz
	Voltage noise density	INA250A3-Q1	37		IIV/VIIZ
		INA250A4-Q1	27		
POWE	R SUPPLY				
VS	Operating voltage range		2.7	36	V
IQ	Quiescent current	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	200	300	μΑ
TEMPE	RATURE RANGE	•			
	Specified range		-40	125	°C

⁽⁶⁾ System gain error includes amplifier gain error and the integrated sense resistor tolerance. System gain error does not include the stress related characteristics of the integrated sense resistor. These characteristics are described in the Shunt Resistor section of the Electrical Characteristics table.

⁽⁷⁾ See Output Voltage Swing vs Output Current (图 19).


TEXAS INSTRUMENTS

6.6 Typical Characteristics






Typical Characteristics (接下页)




TEXAS INSTRUMENTS

Typical Characteristics (接下页)

at $T_A = 25$ °C, VS = 5 V, $V_{IN+} = 12$ V, $V_{REF} = 2.5$ V, $I_{SENSE} = IN+ = 0$ A, unless otherwise noted.





System gain error = R_{SHUNT} error + amplifier gain error, load current = 10 A

图 13. System Gain Error vs Temperature




图 14. System Gain Error Distribution




图 15. Amplifier Gain Error vs Temperature





图 17. Power-Supply Rejection vs Frequency

图 16. Amplifier Gain vs Frequency




 $VS = 5 \text{ V}, V_{REF} = 2.5 \text{ V}, I_{SENSE} = 0 \text{ A}, V_{CM} = 1-V \text{ sine wave}$

图 18. Common-Mode Rejection vs Frequency




Typical Characteristics (接下页)



TEXAS INSTRUMENTS

Typical Characteristics (接下页)






7 Detailed Description

7.1 Overview

The INA250-Q1 features a $2\text{-m}\Omega$, precision, current-sensing resistor and a 36-V common-mode, zero-drift topology, precision, current-sensing amplifier integrated into a single package. High precision measurements are enabled through the matching of the shunt resistor value and the current-sensing amplifier gain providing a highly-accurate, system-calibrated solution. Multiple gain versions are available to allow for the optimization of the desired full-scale output voltage based on the target current range expected in the application.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Integrated Shunt Resistor

The INA250-Q1 features a precise, low-drift, current-sensing resistor to allow for precision measurements over the entire specified temperature range of -40°C to +125°C. The integrated current-sensing resistor ensures measurement stability overtemperature and improves layout and board constraint difficulties common in high precision measurements.

The onboard current-sensing resistor is designed as a 4-wire (or Kelvin) connected resistor that enables accurate measurements through a force-sense connection. Connecting the amplifier inputs pins (VIN– and VIN+) to the sense pins of the shunt resistor (SH– and SH+) eliminates many of the parasitic impedances commonly found in typical very-low sensing-resistor level measurements. Although the sense connection of the current-sensing resistor may be accessed through the SH+ and SH– pins, this resistor is not intended to be used as a standalone component. The INA250-Q1 device is system-calibrated to ensure that the current-sensing resistor and current-sensing amplifier are both precisely matched to one another. Using the shunt resistor without the onboard amplifier results in a current-sensing resistor tolerance of approximately 5%. To achieve the optimized system gain specification, the onboard sensing resistor must be used with the internal current-sensing amplifier.



Feature Description (接下页)

The INA250-Q1 has approximately $4.5\text{-m}\Omega$ of package resistance. $2\text{ m}\Omega$ of this total package resistance is a precisely-controlled resistance from the Kelvin-connected current-sensing resistor used by the amplifier. The power dissipation requirements of the system and package are based on the total $4.5\text{-m}\Omega$ package resistance between the IN+ and IN- pins. The heat dissipated across the package when current flows through the device ultimately determines the maximum current that may be safely handled by the package. The current consumption of the silicon is relatively low, leaving the total package resistance carrying the high load current as the primary contributor to the total power dissipation of the package. The maximum safe-operating current level ensures that the heat dissipated across the package is limited so that the resistor and the package are not damaged, and the internal junction temperature of the silicon does not exceed a +150°C limit.

External factors (such as ambient temperature, external air flow, and PCB layout) may contribute to how effectively the heat developed from the current flowing through the total package resistance may be removed from the device. Under the conditions of no air flow, a maximum ambient temperature of +85°C, and 1-oz. copper input power planes, the INA250-Q1 device can accommodate continuous current levels up to 15 A. As shown in 🛭 30, the current handling capability is derated at temperatures above the +85°C level with safe operation up to 10 A at a +125°C ambient temperature. With air flow and larger 2-oz. copper input power planes, the INA250-Q1 may safely accommodate continuous current levels up to 15 A over the entire -40°C to +125°C temperature range.




图 30. Maximum Current vs Temperature

7.3.2 Short-Circuit Duration

The INA250-Q1 features a physical shunt resistance that can withstand current levels higher than the continuous handling limit of 15 A without sustaining damage to the current-sensing resistor or the current-sensing amplifier if the excursions are brief. 图 31 shows the short-circuit duration curve for the INA250-Q1.




图 31. Short-Circuit Duration



Feature Description (接下页)

7.3.3 Temperature Stability

System calibration is common for many industrial applications to eliminate initial component and system-level errors that may be present. A system-level calibration may reduce the initial accuracy requirement for many of the individual components because the calibration procedure eliminates these errors associated with the components. Performing this calibration may enable precision measurements at the system calibration temperature, but as the system temperature changes as a result of external ambient changes or self heating, measurement errors are reintroduced. Without using accurate temperature compensation in addition to the initial adjustment, the calibration procedure is ineffective in accounting for these temperature-induced changes. One of the primary benefits of the very-low-temperature coefficient of the INA250-Q1(including the integrated current-sensing resistor and current-sensing amplifier) is that the device measurement remains highly accurate, even when the temperature changes throughout the specified temperature range.

The drift performance of the integrated current-sensing resistor is shown in ₹ 32. Although several temperature ranges are specified in the *Electrical Characteristics* table, applications operating in ranges other than those described may use ₹ 32 to determine how much variance in the shunt resistor value may be expected. As with any resistive element, the tolerance of the component varies when exposed to different temperature conditions. For the current-sensing resistor integrated in the INA250-Q1, the resistor varies more when operating in temperatures ranging from −40°C to 0°C than when operating in ranges from 0°C to +125°C. However, even in the −40°C to 0°C temperature range, the drift is still low at 25 ppm/°C.




图 32. Sensing Resistor vs Temperature

An additional aspect to consider is that when current flows through the current-sensing resistor, power dissipates across this component. This dissipated power results in an increase in the internal temperature of the package, including the integrated sensing resistor. This resistor self-heating effect results in an increase of the resistor temperature helping to move the component out of the colder, wider drift temperature region.



7.4 Device Functional Modes

7.4.1 Amplifier Operation

The INA250-Q1 current-sense amplifier may be configured to measure both unidirectional and bidirectional currents through the reference voltage level applied to the reference pin (REF). The reference voltage connected to REF sets the output level that corresponds with a zero input current condition. For unidirectional operation, tie the REF pin to ground so that when the current increases, the output signal also increases upwards from this reference voltage (or ground in this case). For bidirectional currents, an external voltage source may be used as the reference voltage connected to the REF pin to bias up the output. Set the reference voltage to enable sufficient range above and below this level based on the expected current range to be measured. Positive currents result in an output signal that increases from the zero-current output level set by the reference voltage, whereas negative currents result in an output signal that decreases.

Equation 1 shows the amplifier transfer function for both unidirectional and bidirectional amplifiers:

$$V_{OUT} = (I_{LOAD} \times GAIN) + V_{REF}$$

where:

- I_{LOAD} is the current being measured passing through the internal shunt resistor,
- GAIN is the corresponding gain (mA/V) of the selected device, and
- V_{REF} is the voltage applied to the REF pin

(1)

As with any difference amplifier, the INA250-Q1 common-mode rejection ratio is affected by any impedance present at the REF input. This concern is not a problem when the REF pin is connected directly to a reference or power supply. When using resistive dividers from a power supply or a reference voltage, buffer the REF pin with an op amp.

7.4.2 Input Filtering

An obvious and straightforward location for filtering is at the device output; however, this location negates the advantage of the low output impedance of the output stage buffer. The input then represents the best location for implementing external filtering. 33 shows the typical implementation of the input filter for the device.




图 33. Input Filter



Device Functional Modes (接下页)

However, the addition of external series resistance at the input pins to the amplifier creates an additional error in the measurement. If possible, keep the value of these series resistors to 10 Ω or less to reduce the affect to accuracy. The internal bias network illustrated in 33 at the input pins creates a mismatch in input bias currents when a differential voltage is applied between the input pins, as shown in 34.




图 34. Input Bias Current vs Differential Input Voltage

7.4.2.1 Calculating Gain Error Resulting from External Filter Resistance

If additional external series filter resistors are added to the circuit, the mismatch in bias currents results in a mismatch of voltage drops across the filter resistors. This mismatch creates a differential error voltage that subtracts from the voltage developed across the Kelvin connection of the shunt resistor, thus reducing the voltage that reaches the amplifier input terminals. Without the additional series resistance, the mismatch in input bias currents has little effect on device operation as a result of the low input bias current of the amplifier and the typically low impedance of the traces between the shunt and amplifier input pins. The amount of error these external filter resistors add to the measurement may be calculated using $\Delta \vec{x}$ 3, where the gain error factor is calculated using $\Delta \vec{x}$ 2.

The amount of variance between the differential voltage present at the device input relative to the voltage developed at the shunt resistor is based both on the external series resistance value as well as the internal input resistors, R_{INT}, as shown in 图 33. The reduction of the shunt voltage reaching the device input pins appears as a gain error when comparing the output voltage relative to the voltage across the shunt resistor. A factor may be calculated to determine the amount of gain error that is introduced by the addition of external series resistance. 公式 2 calculates the expected deviation from the shunt voltage compared to the expected voltage at the device input pins.

Gain Error Factor =
$$\frac{(1250 \times R_{INT})}{(1250 \times R_{S}) + (1250 \times R_{INT}) + (R_{S} \times R_{INT})}$$

where:

- R_{INT} is the internal input resistor and
- R_S is the external series resistance

Gain Error (%) =
$$100 - (100 \times \text{Gain Error Factor})$$
 (3)

With the adjustment factor equation including the device internal input resistance, this factor varies with each gain version, as shown in 表 1. 表 2 lists the gain error factor for each individual device.

公式 3 calculates the expected gain error from the addition of the external series resistors.

表 1. Input Resistance

DEVICE	GAIN	R _{INT}
INA250A1-Q1	200 mV/A	50 kΩ

(2)



Device Functional Modes (接下页)

表 1. Input Resistance (接下页)

DEVICE	GAIN	R _{INT}
INA250A2-Q1	500 mV/A	20 kΩ
INA250A3-Q1	800 mV/A	12.5 kΩ
INA250A4-Q1	2 V/A	5 kΩ

表 2. Device Gain Error Factor

DEVICE	SIMPLIFIED GAIN ERROR FACTOR
INA250A1-Q1	50,000 (41 • R _S) + 50,000
INA250A2-Q1	20,000 (17 • R _S) + 20,000
INA250A3-Q1	12,500 (11 • R _S) + 12,500
INA250A4-Q1	1,000 R _S + 1,000

For example, using an INA250A2-Q1 device and the corresponding gain error equation from $\frac{1}{8}$ 2, a series resistance of $10-\Omega$ results in a gain error factor of 0.991. The corresponding gain error is then calculated using $\frac{1}{2}$ 3, resulting in a gain error of approximately 0.84% because of the external $10-\Omega$ series resistors.

7.4.3 Shutting Down the Device

Although the device does not have a shutdown pin, the low power consumption allows for the device to be powered from the output of a logic gate or transistor switch that may turn on and turn off the voltage connected to the device power-supply pin. However, in current-shunt monitoring applications, there is also a concern for how much current is drained from the shunt circuit in shutdown conditions. Evaluating this current drain involves considering the simplified schematic in shutdown mode, as shown in 35.




图 35. Shutting Down the Device



Note that there is typically an approximate 1-M Ω impedance (from the combination of the feedback and input resistors) from each device input to the REF pin. The amount of current flowing through these pins depends on the respective configuration. For example, if the REF pin is grounded, calculating the effect of the 1-M Ω impedance from the shunt to ground is straightforward. However, if the reference or op amp is powered when the device is shut down, the calculation is direct. Instead of assuming 1 M Ω to ground, assume 1 M Ω to the reference voltage. If the reference or op amp is also shut down, some knowledge of the reference or op amp output impedance under shutdown conditions is required. For instance, if the reference source functions similar to an open circuit when un-powered, little or no current flows through the 1-M Ω path.

7.4.4 Using the Device with Common-Mode Transients Above 36 V

With a small amount of additional circuitry, the device may be used in circuits subject to transients higher than 36 V (such as in automotive applications). Use only zener diodes or zener-type transient absorbers (sometimes referred to as transzorbs); any other type of transient absorber has an unacceptable time delay. Start by adding a pair of resistors, as shown in 36, as a working impedance for the zener. Keeping these resistors as small as possible is preferable; a resistor value of $10-\Omega$ is the most common. This value limits the effect on accuracy with the addition of these external components, as described in the lnput Filtering section. Device interconnections between the shunt resistor and amplifier have a current handling limit of 1 A. Using a $10-\Omega$ resistor limits the allowable transient range to 10 V above the zener clamp so the device is not damaged. Larger resistor values may be used in this protection circuit to accommodate a larger transient voltage range, which results in a larger effect on gain error. Because this circuit limits only short-term transients, many applications are satisfied with a $10-\Omega$ resistor, along with conventional zener diodes of the lowest power rating available.




图 36. Device Transient Protection



8 Applications and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The INA250-Q1 measures the voltage developed across the internal current-sensing resistor when current passes through the device. The ability to drive the reference pin to adjust the functionality of the output signal offers multiple configurations, as discussed in this section.

8.2 Typical Applications

8.2.1 Current Summing




图 37. Daisy-Chain Configuration




8.2.1.1 Design Requirements

Three daisy-chained devices are illustrated in \(\bar{\text{\text{S}}} \) 37. The reference input of the first INA250-Q1 device sets the quiescent level on the output of all the INA250-Q1 devices in the string.

8.2.1.2 Detailed Design Procedure

The outputs of multiple INA250-Q1 devices are easily summed by connecting the output signal of one INA250-Q1 device to the reference input of a second INA250-Q1 device. Summing beyond two devices is possible by repeating this configuration, connecting the output signal of the next INA250-Q1 device to the reference pin of a subsequent INA250-Q1 in the chain. The output signal of the final INA250-Q1 device in this chain includes the current level information for all channels in the chain.

8.2.1.3 Application Curve



$$VS = 5 V, V_{RFF} = 2.5 V$$

图 38. Daisy-Chain Configuration Output Response



8.2.2 Parallel Multiple INA250-Q1 Devices for Higher Current




图 39. Parallel Summing Configuration


8.2.2.1 Design Requirements

The parallel connection for multiple INA250-Q1 devices may reduce the equivalent overall sense resistance, enabling monitoring of higher current levels than a single device is able to accommodate alone. This configuration also uses a summing arrangement, as described in the *Current Summing* section. A parallel summing configuration is shown in 图 39.

8.2.2.2 Detailed Design Procedure

With a summing configuration, the output of the first channel is fed into the reference input of the second, adding the distributed measurements back together into a single measured value.

8.2.2.3 Application Curve



 $VS = 24 V, V_{REF} = 12 V$

图 40. Parallel Configuration Output Response



8.2.3 Current Differencing




图 41. Current Differencing Configuration




8.2.3.1 Design Requirements

Occasionally, the need may arise to confirm that the current into a load is identical to the current coming out of a load, such as when performing diagnostic testing or fault detection. This procedure requires precision current differencing. This method is the same as current summing, except that the two amplifiers have the respective inputs connected opposite of each other. Under normal operating conditions, the final output is close to the reference value and proportional to any current difference. 41 is an example of two INA250-Q1 devices connected for current differencing.

8.2.3.2 Detailed Design Procedure

The load current may also be measured directly at the output of the first channel. Although technically this configuration is current differencing, this connection (see
41) is intended to allow the upper (positive) sense channel to report any positive-going excursions in the overall output, and the lower (negative) sense channel to report any negative-going excursions.

8.2.3.3 Application Curve



 $VS = 5 V, V_{RFF} = 2.5 V$

图 42. Current Differencing Configuration Output Response

9 Power Supply Recommendations

The input circuitry of the device may accurately measure signals on common-mode voltages beyond the power-supply voltage, VS. For example, the voltage applied to the VS power-supply pin may be 5 V, whereas the load power-supply voltage being monitored (the common-mode voltage) may be as high as 36 V. Note that the device may withstand the full 0-V to 36-V range at the input pins, regardless of whether the device has power applied or not. Power-supply bypass capacitors are required for stability, and must be placed as closely as possible to the supply and ground pins of the device. A typical value for this supply bypass capacitor is 0.1 μ F. Applications with noisy or high-impedance power supplies may require additional decoupling capacitors to reject power-supply noise.



10 Layout

10.1 Layout Guidelines

- The INA250-Q1 is specified for current handling of up to 10 A over the entire -40°C to +125°C temperature range using a 1-oz. copper pour for the input power plane as well as no external airflow passing over the device.
- The primary current-handling limitation for the INA250-Q1 is how much heat is dissipated inside the package.
 Efforts to improve heat transfer out of the package and into the surrounding environment improve the ability of the device to handle currents of up to 15 A over the entire -40°C to +125°C temperature range.
- Heat transfer improvements primarily involve larger copper power traces and planes with increased copper thickness (2 oz.) as well as providing airflow to pass over the device. The INA250EVM (SBOU153) is capable of supporting 15 A at temperatures up to +125°C.
- Place the power-supply bypass capacitor as close as possible to the supply and ground pins. TI recommends
 a bypass capacitor value of 0.1 μF. Additional decoupling capacitance may be added to compensate for noisy
 or high-impedance power supplies.

10.2 Layout Examples




图 43. Recommended Layout



Layout Examples (接下页)




图 44. Recommended Layout Schematic



器件和文档支持

11.1 接收文档更新通知

要接收文档更新通知,请访问 www.ti.com.cn 您器件对应的产品文件夹。点击右上角的提醒我 (Alert me) 注册后, 即可每周定期收到已更改的产品信息。有关更改的详细信息,请查阅已修订文档的修订历史记录。

11.2 文档支持

11.2.1 相关文档

《INA250EVM 用户指南》(文献编号: SBOU153)

11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品	应用		
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom	
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer	
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps	
DLP® 产品	www.dlp.com	能源	www.ti.com/energy	
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial	
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical	
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security	
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive	
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video	
微控制器 (MCU)	www.ti.com.cn/microcontrollers			
RFID 系统	www.ti.com.cn/rfidsys			
OMAP应用处理器	www.ti.com/omap			
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com	

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA250A1QPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	Q250A1	Samples
INA250A2QPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	Q250A2	Samples
INA250A3QPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	Q250A3	Samples
INA250A4QPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	Q250A4	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM


10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司