## 具有输出波形整形的 11.35 Gbps 差分调制器驱动器 <br> 查询样品：ONET1151M

## 特性

- $1.5 \mathrm{~V}_{\mathrm{PP}}$ 单端输出电压进入一个 $50 \Omega$ 负载
- 可编程输入均衡器
- 输出预加重
- 可调上升和下降时间
- 交叉点控制
- 输出极性选择
- 2 线制数字接口
- 3.3 V 单电源
- $-40^{\circ} \mathrm{C}$ 至 $100^{\circ} \mathrm{C}$ 运行
- 表明贴装 3mm x 3mm 16 引脚符合 RoHS 环保标准的四方扁平无引线（QFN）封装

应用范围

- SONET OC－192／SDH STM－64 光发射器
- 10G 以太网光发射器
- SFP＋和 XFP 收发器模块


## 说明

ONET1151M 是一款高速， 3.3 V 调制器驱动器，此驱动器设计用来调制一个数据速率介于 1 Gbps 到最高 11.35 Gbps 的差分驱动马赫－曾德尔（Mach Zehnder）调制器。

可使用一个外部施加的电压来控制输出摆幅。一个 2 线制接口可实现对均衡器，输出预加重，眼图交叉点，上升和下降时间以及摆幅的数字控制，从而免除了对于外部组件的需要。提供以预加重，交叉点调整以及上升和下降时间调整的形式进行输出波形控制来改进光眼图模板容限。

一个 5 GHz 时具有 10 dB 提升的可选输入均衡器可被用于实现FR4 印刷电路板上微带线和带状线传输线路的高达 300 mm （12英寸）的均衡。

此调制器驱动器可在外壳温度介于 $-40^{\circ} \mathrm{C}$ 至 $100^{\circ} \mathrm{C}$ 时运行并采用一个小型封装 $3 \mathrm{~mm} \times 3 \mathrm{~mm} 16$ 引脚并与 RoHS 环保标准兼容的 QFN 封装。

Please be aware that an important notice concerning availability，standard warranty，and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet．

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## BLOCK DIAGRAM

Figure 1 shows a simplified block diagram of the ONET1151M. The modulator driver consists of an equalizer, a limiter, an output driver, power-on reset circuitry, a 2 -wire serial interface including a control logic block, a modulation current generator, and an analog reference block.


Figure 1. Simplified Block Diagram of the ONET1151M

## PACKAGE

The ONET1151M is packaged in a small footprint $3-\mathrm{mm} \times 3-\mathrm{mm} 16$-pin RoHS compliant QFN package with a lead pitch of 0.5 mm .


Figure 2. 16-Pin QFN Package, 3-mm x 3-mm (Top View)

Table 1. PIN DESCRIPTIONS

| PIN |  | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| DIS | 1 | Digital-in | Disables bias, modulation, and peaking currents when set to high state. Includes a $10-\mathrm{k} \Omega$ or $40-\mathrm{k} \Omega$ pullup resistor to VCC. |
| VCCD | 2 | Supply | $3.3 \mathrm{~V} \pm 10 \%$ supply voltage for the digital logic. Connect to VCC. |
| SCK | 3 | Digital-in | 2-wire interface serial clock. Includes a $10-\mathrm{k} \Omega$ or $40-\mathrm{k} \Omega$ pullup resistor to VCC. |
| SDA | 4 | Digital-in/out | 2-wire interface serial data input. Includes a $10-\mathrm{k} \Omega$ or $40-\mathrm{k} \Omega$ pullup resistor to VCC. |
| GND | 5, 8, 12 | Supply | Circuit ground |
| DIN+ | 6 | Analog-in | Non-inverted data input. On-chip differentially $100-\Omega$ terminated to DIN-. Must be AC coupled. |
| DIN- | 7 | Analog-in | Inverted data input. On-chip differentially 100- $\Omega$ terminated to DIN+. Must be AC coupled. |
| RZTC | 9 | Analog | Connect external zero TC $28.7-\mathrm{k} \Omega$ resistor to ground (GND). Used to generate a defined zero TC reference current for internal DACs. |
| BGV | 10 | Analog-out | Buffered bandgap voltage with 1.16-V output. This is a replica of the bandgap voltage at RZTC. |
| AMP | 11 | Analog-in | Output amplitude control. Output amplitude can be adjusted by applying a voltage of 0 to 2.5 V to this pin. |
| VCC | 13, 16 | Supply | $3.3 \mathrm{~V} \pm 10 \%$ supply voltage. Connect to VCCD. |
| OUT- | 14 | CML-out (current) | Inverted data output |
| OUT+ | 15 | CML-out (current) | Non-inverted data output |
| EP | EP | Thermal | Exposed die pad (EP) must be grounded. |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | VALUE |  | UNIT |
| :--- | :--- | ---: | ---: |
|  |  | MIN |  |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | CONDITION | VALUE |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  |  | 2.97 | 3.3 | 3.63 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Digital input high voltage | DIS, SCK, SDA | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Digital input low voltage | DIS, SCK, SDA |  |  | 0.8 | V |
| RRZTC | Zero TC resistor value ${ }^{(1)}$ | 1.16-V bandgap bias across resistor, E96, 1\% accuracy | 28.4 | 28.7 | 29 | k $\Omega$ |
| $\mathrm{V}_{\text {IN }}$ | Differential input voltage swing |  | 150 |  | 1200 | $m V_{p-p}$ |
| $\mathrm{V}_{\text {AMP }}$ | Amplitude control input voltage range |  | 0 |  | 2.5 | V |
| $\mathrm{t}_{\text {R-IN }}$ | Input rise time | 20\%-80\% |  | 30 | 55 | ps |
| $\mathrm{t}_{\mathrm{F}-\mathrm{IN}}$ | Input fall time | 20\%-80\% |  | 30 | 55 | ps |
| $\mathrm{T}_{\mathrm{C}}$ | Temperature at thermal pad |  | -40 |  | 100 | ${ }^{\circ} \mathrm{C}$ |

(1) Changing the value alters the DAC ranges and the current consumption.

## DC ELECTRICAL CHARACTERISTICS

over recommended operating conditions with $50-\Omega$ output load, $\mathrm{V}_{\mathrm{OUT}+}=1.5 \mathrm{~V}_{\mathrm{PP}}$ and $\mathrm{R}_{\mathrm{RZTC}}=28.7 \mathrm{k} \Omega$, unless otherwise noted. Typical operating condition is at 3.3 V and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | CONDITION | VALUE |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  |  | 2.97 | 3.3 | 3.63 | V |
| Ivcc | Supply current | $\mathrm{V}_{\mathrm{CC}}=3.47 \mathrm{~V}$, PKENA $=1$ |  |  | 100 | mA |
|  |  | $V_{C C}=3.63 \mathrm{~V}$, PKENA $=1$ |  |  | 105 |  |
| P | Power Dissipation | $\mathrm{V}_{\mathrm{CC}}=3.47 \mathrm{~V}$, PKENA $=1$ |  |  | 347 | mW |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.63 \mathrm{~V}$, PKENA $=1$ |  |  | 381 |  |
| $\mathrm{R}_{\text {IN }}$ | Data input resistance | Differential between DIN+ / DIN- | 80 | 100 | 120 | $\Omega$ |
| IIH | High level digital input current | SCK, SDA, DIS set to $\mathrm{V}_{\text {CC }}{ }^{(1)}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Low level digital input current | SCK, SDA, DIS set to GND ${ }^{(1)}$ | -500 |  | 500 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CC-RST }}$ | $\mathrm{V}_{\text {CC }}$ reset threshold voltage | $\mathrm{V}_{\mathrm{CC}}$ voltage level which triggers power-on reset | 2.3 | 2.5 | 2.8 | V |
| $\mathrm{V}_{\text {CC-RSTHYS }}$ | $\mathrm{V}_{\mathrm{CC}}$ reset threshold voltage hysteresis |  |  | 100 |  | mV |

(1) Assured by simulation over process, supply and temperature variation

## AC ELECTRICAL CHARACTERISTICS

over recommended operating conditions with $50-\Omega$ output load, $\mathrm{V}_{\text {OUT }_{+}}=1.5 \mathrm{~V}_{\mathrm{PP}}$ and $\mathrm{R}_{\text {RZTC }}=28.7 \mathrm{k} \Omega$ unless otherwise noted. Typical operating condition is at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| PARAMETER |  | CONDITION | VALUE |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
|  | Data rate |  |  |  |  | 11.35 | Gbps |
| SDD11 | Differential input return gain | $0.01 \mathrm{GHz}<\mathrm{f}<5 \mathrm{GHz}$ | -15 |  |  | dB |
|  |  | $5 \mathrm{GHz}<\mathrm{f}<11.1 \mathrm{GHz}$ | -8 |  |  |  |
| SCD11 | Differential to common mode conversion gain | $0.01 \mathrm{GHz}<\mathrm{f}<11.1 \mathrm{GHz}$ | -15 |  |  | dB |
| $\mathrm{V}_{\mathrm{O}-\mathrm{MIN}}$ | Minimum output amplitude | 50- $\Omega$ load, single-ended | 300 |  |  | $m V_{\text {PP }}$ |
| $\mathrm{V}_{\text {O-max }}$ | Maximum output amplitude | $50-\Omega$ load, single-ended, OASH0 $=$ OASH1 $=0$ | 1.4 |  |  | $V_{P P}$ |
|  | Output amplitude stability | 50- $\Omega$ load, single-ended | 200 |  |  | mV |
| $\mathrm{t}_{\text {R-OUT }}$ | Output rise time | $20 \%-80 \%, \mathrm{t}_{\mathrm{R}-\mathrm{N}}<40 \mathrm{ps}, 50-\Omega$ load, single-ended, cross point $=50 \%$. ${ }^{(1)}$ |  | 26 | 36 | ps |
| tf-OUT | Output fall time | $20 \%-80 \%, \mathrm{t}_{\mathrm{F}-\mathrm{N}}<40 \mathrm{ps}, 50-\Omega$ load, single-ended, cross point $=50 \%$. ${ }^{(1)}$ |  | 26 | 36 | ps |
| ISI | Intersymbol interference (2) | EQENA $=0$, K28.5 pattern at 11.35 Gbps , $150-\mathrm{mV} \mathrm{VP}_{\text {P }}, 600-\mathrm{m} \mathrm{V}_{\mathrm{PP}}, 1200-\mathrm{mV}$ PP differential input voltage, single-ended output. $750 \mathrm{~m} \mathrm{~V}_{\mathrm{PP}} \leq \mathrm{V}_{\mathrm{OUT}} \leq 1.5 \mathrm{~V}_{\mathrm{PP}}$ |  | 5 | 10 | ps p-p |
|  |  | EQENA $=1, \mathrm{~K} 28.5$ pattern at 11.35 Gbps with 12-inch transmission line at the input, $150-m V_{P P}, 600-m V_{P P}, 1200-m V_{P P}$ input to transmission line, single-ended output. <br> 750 mV PP $\leq \mathrm{V}_{\text {OUT }} \leq 1.5 \mathrm{~V}_{\mathrm{PP}}$. | 6 |  |  |  |
| RJ | Random output jitter | EQENA $=0$ |  | 0.3 | 0.6 | ps ${ }_{\text {RMS }}$ |
|  | High cross point control range | $50-\Omega$ load, single-ended |  | 75 |  | \% |
|  | Low cross point control range | 50- $\Omega$ load, single-ended |  | 25 |  | \% |

(1) 1010 pattern with PKENA $=1$ and PEADJ (Register 2) set to $0 \times 0 F$.
(2) Jitter at the eye crossing point.

## AC ELECTRICAL CHARACTERISTICS (continued)

over recommended operating conditions with $50-\Omega$ output load, $\mathrm{V}_{\mathrm{OUT}+}=1.5 \mathrm{~V}_{\mathrm{PP}}$ and $\mathrm{R}_{\mathrm{RZTC}}=28.7 \mathrm{k} \Omega$ unless otherwise noted. Typical operating condition is at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| PARAMETER |  | CONDITION | VALUE |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
|  | Cross point stability |  | 50- $\Omega$ load, single-ended, <br> $\mathrm{V}_{\mathrm{IN}}=180 \mathrm{mV}_{\mathrm{PP}}, 600 \mathrm{mV}_{\mathrm{PP}}$ and $1200 \mathrm{mV}_{\mathrm{PP}}$, <br> $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}_{\text {PP }}$ |  | $\pm 5$ |  | pp |
|  | Cross point stability vs. input amplitude | 50- $\Omega$ load, single-ended, <br> $\mathrm{V}_{\mathrm{IN}}=180 \mathrm{mV} \mathrm{PP}, 600 \mathrm{mV} \mathrm{VP}$ and $1200 \mathrm{mV} \mathrm{VP}_{\mathrm{P}}$, <br> $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}_{\mathrm{PP}}$ | -6 |  | 6 | pp |
| $\mathrm{BW}_{\text {AMP }}$ | Bandwidth of AMP input |  |  | 2.5 |  | kHz |
| TofF | Transmitter disable time | Rising edge of DIS to $\mathrm{V}_{\text {OUT }+} \leq 0.15 \mathrm{~V}_{\text {PP }}{ }^{(3)}$ |  | 0.05 | 5 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {ON }}$ | Disable negate time | Falling edge of DIS to $\mathrm{V}_{\text {OUT+ }} \geq 1.2 \mathrm{VPP}^{(3)}$ |  |  | 1 | ms |
| $\mathrm{T}_{\text {INIT1 }}$ | Power-on to initialize | Power-on to registers ready to be loaded ${ }^{(3)}$ |  | 1 | 10 | ms |
| TINIT2 | Initialize to transmit | Register load STOP command to part ready to transmit valid data ${ }^{(3)}$ |  |  | 2 | ms |

(3) Assured by simulation over process, supply, and temperature variation.

## DETAILED DESCRIPTION

## EQUALIZER

The data signal is applied to an input equalizer by means of the input signal pins DIN+ / DIN-, which provide onchip differential $100-\Omega$ line-termination. The equalizer is enabled by setting EQENA to 1 (bit 1 of register 0 ). Equalization of up to $300-\mathrm{mm}$ (12 in.) of microstrip or stripline transmission line on FR4 printed circuit boards can be achieved. The amount of equalization is digitally controlled by the 2 -wire interface and control logic block and is dependant on the register settings EQADJ[0..7] (register 3). The equalizer can be turned off and bypassed by setting EQENA to 0 . For details about the equalizer settings, see Table 16.

## LIMITER

By limiting the output signal of the equalizer to a fixed value, the limiter removes any overshoot after the input equalization and provides the input signal for the output driver. Adjustments to the limiter bias current and emitter follower current can be made to trade off the rise and fall times and supply current. The limiter bias current is adjusted through LIMCSGN (bit 7 of register 6) and LIMC[0..2] (bits 4, 5 and 6 of register 6 ). The emitter follower current is adjusted through EFCSGN (bit 3 of register 6) and EFC[0..2] (bits 0,1 and 2 of register 6 ). In addition, the slope of the emitter follower current can be modified with the EFCRNG bit (bit 3 of register 5). Setting EFCRNG to 1 results in a steeper slope.

## HIGH-SPEED OUTPUT DRIVER

The modulation current is sunk from the common emitter node of the limiting output driver differential pair by means of a modulation current generator, which is digitally controlled by the 2 -wire serial interface. The collector nodes of the output stages are connected to the output pins OUT+ and OUT-. The collectors have internal active back termination. The outputs are optimized to drive a $50-\Omega$ single-ended load and to obtain the maximum single-ended output voltage of $1.5 \mathrm{~V}_{\mathrm{PP}}, \mathrm{AC}$ coupling and inductive pullups to VCC are required. The active back termination emitter follower current is adjusted through ABTSGN (bit 3 of register 7) and ABTEF[0..2] (bits 0, 1 and 2 of register 7). ABTUP (bit 7 of register 7) and ABTDWN (bit 6 of register 7) can control the active back termination auxiliary buffer amplitude. Setting ABTUP to 1 increases the amplitude and setting ABTDWN to 1 decreases the amplitude. For most instances, these settings may be left in the default mode.

For waveform shaping, output pre-emphasis can be enabled by setting PKENA to 1 (bit 5 of register 0) and adjusting the peaking height through PEADJ[0..3] (register 2).
In addition, the polarity of the output pins can be inverted by setting the output polarity switch bit, POL (bit 2 of register 0) to 1.

## MODULATION CURRENT GENERATOR

The modulation current generator provides the current for the current modulator described above. The modulation current generator is controlled by applying an analog voltage in the range of 0 to 2.5 V to the AMP pin, or it can be digitally controlled by the 2 -wire interface block. The default method of control is through the AMP pin. To digitally control the output amplitude set AMPCTRL (bit 0 of register 0 ) to 1.
An 8 -bit wide control bus, AMP[0..7] (register 1), can be used to set the desired modulation current, and therefore, the output voltage.
To decrease the output amplitude by approximately $18 \%$ set OARNG to 1 (bit 7 of register 5), to increase it by approximately $30 \mathrm{mV}_{\mathrm{PP}}$ set OASHO (bit 5 of register 5) to 1 , or to increase it by approximately $60 \mathrm{mV}_{\mathrm{PP}}$ set OASH1 (bit 6 of register 5) to 1 .
The modulation current, and therefore the output signal, can be disabled by setting the DIS input pin to a high level or by setting ENA to 0 (bit 7 of register 0 ).

## DC OFFSET CANCELATION AND CROSS POINT CONTROL

The ONET1151M has DC offset cancellation to compensate for internal offset voltages. The offset cancellation can be disabled and the eye crossing point adjustment enabled by setting CPENA to 1 (bit 3 of register 0 ). The crossing point can be moved toward the one level by setting CPSGN to 0 (bit 7 of register 4) and it can be moved toward the zero level by setting CPSGN to 1 . The percentage of shift depends upon the register settings CPADJ[0..6] (register 4) and the high cross point adjustment range bits HICP[0..1] (bits 0 and 1 of register 5). Setting HICP0 and HICP1 to 1 results in the maximum adjustment range but increases the supply current.

## ANALOG REFERENCE AND TEMPERATURE SENSOR

The ONET1151M modulator driver is supplied by a single $3.3-\mathrm{V} \pm 10 \%$ supply voltage connected to the VCC and VCCD pins. This voltage is referred to ground (GND) and can be monitored as a 10 -bit unsigned digital word through the 2-wire interface.
On-chip bandgap voltage circuitry generates a reference voltage, independent of the supply voltage, from which all other internally required voltages and bias currents are derived.
An external zero temperature coefficient resistor must be connected from the RZTC pin of the device to ground. This resistor is used to generate a precise, zero-TC current which is required as a reference current for the onchip DACs.
In order to minimize the module component count, the ONET1151M provides an on-chip temperature sensor. The temperature can be monitored as a 10 -bit unsigned digital word through the 2 -wire interface.

## POWER-ON RESET

The ONE1151M has power on reset circuitry which ensures that all registers are reset to zero during startup. After the power-on to initialize time ( $\mathrm{t}_{\text {INTT1 }}$ ), the internal registers are ready to be loaded. The part is ready to transmit data after the initialize to transmit time ( $\mathrm{t}_{\mathrm{INT}_{2}}$ ), assuming that the chip enable bit ENA is set to 1 and the disable pin DIS is low. The DIS pin has an internal $10-\mathrm{k} \Omega$ pullup resistor so the pin must be pulled low to enable the outputs.
The ONET1151M can be disabled using either the ENA control register bit or the disable pin DIS. In both cases the internal registers are not reset. After the disable pin DIS is set low and/or the enable bit ENA is set back to 1 , the part returns to its prior output settings.

## ANALOG TO DIGITAL CONVERTER

The ONET1151M has an internal 10-bit analog to digital converter (ADC) that converts the analog monitors for temperature and power supply voltage into a 10-bit unsigned digital word. The first eight most significant bits (MSBs) are available in register 14 and the two least significant bits (LSBs) are available in register 15. Depending on the accuracy required, eight bits or 10 bits can be read. However, due to the architecture of the 2wire interface, in order to read the two registers, two separate read commands have to be sent.
The ADC is enabled by default. To monitor a particular parameter, select the parameter with ADCSEL (bit 0 of register 13). Table 2 lists the ADCSEL bits and the monitored parameters.

Table 2. ADC Selection Bits and the Monitored Parameter

| ADCSEL | Monitored Parameter |
| :---: | :---: |
| 0 | Temperature |
| 1 | Supply voltage |

If it is not desired to use the ADC to monitor the two parameters then the ADC can be disabled by setting ADCDIS to 1 (bit 7 of register 13) and OSCDIS to 1 (bit 6 of register 13).
The digital word read from the ADC can be converted to its analog equivalent through the following formulas:
Temperature without a mid point calibration:
Temperature $\left({ }^{\circ} \mathrm{C}\right)=\frac{(\mathrm{ADCx}-264)}{6}$

Temperature with a mid point calibration:
Temperature $\left({ }^{\circ} \mathrm{C}\right)=\frac{\left(\mathrm{T} \_\mathrm{cal}\left({ }^{\circ} \mathrm{C}\right)+273\right) \times(\mathrm{ADCx}+1362)}{\left(\mathrm{ADC} \_\mathrm{cal}+1362\right)-273}$
Power supply voltage:
Power supply voltage $(\mathrm{V})=\frac{2.25 \times(\mathrm{ADCx}+1380)}{1409}$

## 2-WIRE INTERFACE AND CONTROL LOGIC

The ONET1151M uses a 2 -wire serial interface for digital control. For example, the two circuit inputs, SDA and SCK, are respectively driven by the serial data and serial clock from a microprocessor. The SDA and SCK pins have internal $10-\mathrm{k} \Omega$ pullups to VCC. If a common interface is used to control multiple parts, the internal pullups can be set to $40 \mathrm{k} \Omega$ by setting HITERM to 1 (bit 6 of register 0 ). The internal pullup for the DIS pin is also set to $40 \mathrm{k} \Omega$ when HITERM is set to 1 .
The 2 -wire interface allows write access to the internal memory map to modify control registers and read access to read out the control signals. The ONET1151M is a slave device only which means that it cannot initiate a transmission itself; it always relies on the availability of the SCK signal for the duration of the transmission. The master device provides the clock signal as well as the START and STOP commands. The protocol for a data transmission is as follows:

1. START command
2. 7-bit slave address (0001000) followed by an eighth bit which is the data direction bit (R/W). A zero indicates a WRITE and a 1 indicates a READ.
3. 8-bit register address
4. 8-bit register data word
5. STOP command

Regarding timing, the ONET1151M is $\mathrm{I}^{2} \mathrm{C}^{\top \mathrm{M}}$ compatible. The typical timing is shown in Figure 3 and complete data write and read transfers are shown in Figure 4. Parameters for Figure 3 are defined in Table 3.
Bus Idle: Both SDA and SCK lines remain HIGH.
Start Data Transfer: A START condition (S) is defined by a change in the state of the SDA line from HIGH to LOW while the SCK line is HIGH. Each data transfer is initiated with a START condition.
Stop Data Transfer: A STOP condition (P) is defined by a change in the state of the SDA line from LOW to HIGH while the SCK line is HIGH. Each data transfer is terminated with a STOP condition. However, if the master still wishes to communicate on the bus, it can generate a repeated START condition and address another slave without first generating a STOP condition.
Data Transfer: Only one data byte can be transferred between a START and a STOP condition. The receiver acknowledges the transfer of data.
Acknowledge: Each receiving device, when addressed, is obligated to generate an acknowledge bit. The transmitter releases the SDA line and a device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Setup and hold times must be taken into account. When a slave-receiver does not acknowledge the slave address, the data line must be left HIGH by the slave. The master can then generate a STOP condition to abort the transfer. If the slave-receiver does acknowledge the slave address but some time later in the transfer cannot receive any more data bytes, the master must abort the transfer. This is indicated by the slave generating the not acknowledge on the first byte to follow. The slave leaves the data line HIGH and the master generates the STOP condition.


Figure 3. $\mathrm{I}^{2} \mathrm{C}$ Timing Diagram

Table 3. Timing Diagram Definitions

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| SCK clock frequency | $\mathrm{f}_{\text {SCK }}$ |  | 400 | kHz |
| Bus free time between STOP and START conditions | $\mathrm{t}_{\text {BUF }}$ | 1.3 |  | $\mu \mathrm{s}$ |
| Hold time after repeated START condition. After this period, the first clock pulse is generated | $\mathrm{t}_{\text {HDSTA }}$ | 0.6 |  | $\mu \mathrm{s}$ |
| Low period of the SCK clock | tLOW | 1.3 |  | $\mu \mathrm{s}$ |
| High period of the SCK clock | $\mathrm{t}_{\text {HIGH }}$ | 0.6 |  | $\mu \mathrm{s}$ |
| Setup time for a repeated START condition | tsusta | 0.6 |  | $\mu \mathrm{s}$ |
| Data HOLD time | $\mathrm{t}_{\text {HDDAT }}$ | 0 |  | $\mu \mathrm{s}$ |
| Data setup time | $\mathrm{t}_{\text {SUDAT }}$ | 100 |  | ns |
| Rise time of both SDA and SCK signals | $t_{R}$ |  | 300 | ns |
| Fall time of both SDA and SCK signals | $t_{\text {F }}$ |  | 300 | ns |
| Setup time for STOP condition | tsusto | 0.6 |  | $\mu s$ |

Write Sequence

| 1 | 7 | 1 | 1 | 8 | 1 | 8 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Slave Address | Wr | A | Register Address | A | Data Byte | A |

Read Sequence

| 1 | 7 | 1 | 1 | 8 | 1 | 1 | 7 | 1 | 1 | 8 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Slave Address | Wr | A | Register Address | A | S | Slave Address | Rd | A | Data Byte | N | P |

Legend


Start Condition

Wr
Write Bit (bit value = 0)

Rd
Read Bit (bit value $=1$ )

A
Acknowledge

N
Not Acknowledge

P
Stop Condition

Figure 4. Programming Sequence

## REGISTER MAPPING

The register mapping for register addresses 0 ( $0 \times 00$ ) through 15 ( $0 \times 0 \mathrm{~F}$ ) are listed in Table 4 through Table 15. Table 16 describes the circuit functionality based on the register settings.

Table 4. Register 0 ( $0 \times 00$ ) Mapping - Control Settings

| Register Address 0 (0x00) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit $\mathbf{7}$ | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit $\mathbf{0}$ |  |
| ENA | HITERM | PKENA | PKRNG | CPENA | POL | EQENA | AMPCTRL |  |

Table 5. Register 1 (0x01) Mapping - Modulation Amplitude

| Register Address 1 (0x01) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| AMP7 | AMP6 | AMP5 | AMP4 | AMP3 | AMP2 | AMP1 | AMP0 |

Table 6. Register 2 (0x02) Mapping - Pre-Emphasis Adjust

| Register Address 2 (0x02) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit $\mathbf{6}$ | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| - | - | - | - | PEADJ3 | PEADJ2 | PEADJ1 | PEADJ0 |  |

Table 7. Register 3 (0x03) Mapping - Equalizer Adjust

|  | Register Address 3 (0x03) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit $\mathbf{3}$ | Bit $\mathbf{1}$ | Bit 0 |  |  |
| EQADJ7 | EQADJ6 | EQADJ5 | EQADJ4 | EQADJ3 | EQADJ2 | EQADJ1 | EQADJ0 |  |

Table 8. Register 4 ( $0 \times 04$ ) Mapping - Cross Point Adjust

| Register Address 4 (0x04) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| CPSGN | CPADJ6 | CPADJ5 | CPADJ4 | CPADJ3 | CPADJ2 | CPADJ1 | CPADJO |

Table 9. Register 5 (0x05) Mapping - CPA Settings

|  | Register Address 5 (0x05) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 2 | Bit 1 | Bit 0 |  |  |
| OARNG | OASH1 | OASH0 | - | EFCRNG | - | HICP1 | HICP0 |  |

Table 10. Register 6 (0x06) Mapping - Limiter Bias Current Adjust

| Register Address 6 (0x06) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| LIMCSGN | LIMC2 | LIMC1 | LIMC0 | EFCSGN | EFC2 | EFC1 | EFC0 |  |

Table 11. Register 7 (0x07) Mapping - ABT - Emitter Follower Control

| Register Address 7 (0x07) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| ABTUP | ABTDWN | - | - | ABTSGN | ABTEF2 | ABTEF1 | ABTEF0 |  |

Table 12. Register 8 ( $0 \times 08$ ) - Register 12 ( $0 \times 0 \mathrm{C}$ ) Mapping - Not Used

| Register Address 8 (0x08) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit $\mathbf{1}$ | Bit 0 |  |  |
| - | - | - | - | - | - | - | - |  |

Table 13. Register 13 (0xOD) Mapping - ADC Settings

| Register Address 13 (0x0D) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit | Bit | Bit | Bit 0 |
| ADCDIS | OSCDIS | - | - | - | - | - | ADCSEL |

Table 14. Register 14 (0x0E) Mapping - ADC Output (Read Only)

| Register Address 14 (0x0E) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 |  |  |
| ADC9 | ADC8 | ADC7 | ADC6 | ADC5 | ADC4 | ADC3 | ADC2 |  |

Table 15. Register 15 (0x0F) Mapping - ADC Output (Read Only)

|  | Register Address 15 (0x0F) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 |  |  |
| - | - | - | - | - | - | Bit 0 |  |  |

Table 16. Register Functionality

| Register | Bit | Symbol | Function |
| :---: | :---: | :---: | :---: |
| 0 | 7 | ENA | Enable chip bit: <br> 1 = Chip enabled <br> $0=$ Chip disabled |
|  | 6 | HITERM | SCK, SDA and DIS pin input termination select bit: <br> $1=40 \mathrm{k} \Omega$ selected <br> $0=10 \mathrm{k} \Omega$ selected |
|  | 5 | PKENA | Output pre-emphasis enable bit: <br> 1 = Pre-emphasis enabled (height controlled by register 2) <br> $0=$ Pre-emphasis disabled |
|  | 4 | PKRNG | Output pre-emphasis range bit: <br> $1=$ High range enabled <br> 0 = Default range |
|  | 3 | CPENA | Cross point adjust enable bit: <br> $1=$ Cross point adjustment is enabled <br> $0=$ DC offset cancellation is enabled |
|  | 2 | POL | Output polarity switch bit: <br> 1: Pin $15=$ OUT- and pin $14=$ OUT+ <br> 0 : Pin $15=$ OUT + and pin $14=$ OUT- |
|  | 1 | EQENA | Input equalizer enable bit: <br> 1 = Equalizer enabled (boost controlled by register 3) <br> 0 = Equalizer disabled |
|  | 0 | AMPCTRL | Amplitude control selection bit: <br> 1 = Amplitude control through the serial interface <br> $0=$ Amplitude control by an analog voltage input at AMP pin |
| 1 | 7 | AMP7 | Output amplitude setting <br> Output voltage: 300 mV VPP to $1.5 \mathrm{~V}_{\mathrm{PP}}$ in 256 steps |
|  | 6 | AMP6 |  |
|  | 5 | AMP5 |  |
|  | 4 | AMP4 |  |
|  | 3 | AMP3 |  |
|  | 2 | AMP2 |  |
|  | 1 | AMP1 |  |
|  | 0 | AMP0 |  |
| 2 | 7 | - |  |
|  | 6 | - |  |
|  | 5 | - |  |
|  | 4 | - |  |
|  | 3 | PEADJ3 | Pre-emphasis adjustment |
|  | 2 | PEADJ2 | 0 = no pre-emphasis |
|  | 1 | PEADJ1 | $>0=$ pre-emphasis added to output signal |
|  | 0 | PEADJ0 |  |
| 3 | 7 | EQADJ7 | Equalizer adjustment setting |
|  | 6 | EQADJ6 |  |
|  | 5 | EQADJ5 |  |
|  | 4 | EQADJ4 | Maximum equalization for 00000000 <br> Minimum equalization for 1111111 |
|  | 3 | EQADJ3 |  |
|  | 2 | EQADJ2 |  |
|  | 1 | EQADJ1 |  |
|  | 0 | EQADJ0 |  |

Table 16. Register Functionality (continued)

| Register | Bit | Symbol | Function |
| :---: | :---: | :---: | :---: |
| 4 | 7 | CPSGN | Eye cross-point adjustment setting CPSGN $=0$ (positive shift) <br> Maximum shift for 1111111 <br> Minimum shift for 0000000 <br> CPSGN = 1 (negative shift) <br> Maximum shift for 1111111 <br> Minimum shift for 0000000 |
|  | 6 | CPADJ6 |  |
|  | 5 | CPADJ5 |  |
|  | 4 | CPADJ4 |  |
|  | 3 | CPADJ3 |  |
|  | 2 | CPADJ2 |  |
|  | 1 | CPADJ1 |  |
|  | 0 | CPADJ0 |  |
| 5 | 7 | OARNG | Output amplitude range bit: <br> 1 = Decrease output amplitude by approximately 18\% <br> 0 = Default range |
|  | 6 | OASH1 | Upper output amplitude shift bit: <br> 1 = Output amplitude shifted upwards by approximately $60 \mathrm{mV} \mathrm{VP}_{\mathrm{P}}$ 0 = Default |
|  | 5 | OASHO | Lower output amplitude shift bit: <br> 1 = Output amplitude shifted upwards by approximately 30 mV PP 0 = Default |
|  | 4 | - |  |
|  | 3 | EFCRNG | Emitter follower current slope selection: <br> 1 = Step slope <br> 0 = Shallow slope |
|  | 2 | - |  |
|  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { HICP1 } \\ & \text { HICP0 } \end{aligned}$ | High cross point adjustment range bits: <br> $00=$ Default adjustment range <br> $11=$ Maximum increase in the adjustment range |
| 6 | 7 | LIMCSGN | Limiter bias current sign bit: <br> 1 = Decrease limiter bias current <br> $0=$ Increase limiter bias current |
|  | 6 5 4 | LIMC2 <br> LIMC1 <br> LIMCO | Limiter bias current selection bits: $000=$ No change <br> 111 = Maximum current change |
|  | 3 | EFCSGN | Emitter follower current sign bit: <br> 1 = Increase emitter follower current <br> $0=$ Decrease emitter follower current |
|  | 2 1 0 | $\begin{aligned} & \text { EFC2 } \\ & \text { EFC1 } \\ & \text { EFC0 } \end{aligned}$ | Emitter follower current selection bits: <br> $000=$ No change <br> 111 = Maximum current change |
| 7 | 7 | ABTUP | Active back termination auxiliary buffer amplitude control bit: <br> 1 = Increase amplitude <br> $0=$ Default setting |
|  | 6 | ABTDWN | Active back termination auxiliary buffer amplitude control bit: <br> 1 = Decrease amplitude <br> 0 = Default setting |
|  | 5 | - |  |
|  | 4 | - |  |
|  | 3 | ABTSGN | Active back termination emitter follower current sign bit: <br> 1 = Increase emitter follower current <br> $0=$ Decrease emitter follower current |
|  | 2 1 0 | ABTEF2 <br> ABTEF1 <br> ABTEF0 | Active back termination emitter follower current selection bits: <br> $000=$ No change <br> 111 = Maximum current change |

Table 16. Register Functionality (continued)

| Register | Bit | Symbol | Function |
| :---: | :---: | :---: | :---: |
| 13 | 7 | ADCDIS | ADC disable bit: <br> 1 = ADC disabled <br> 0 = ADC enabled |
|  | 6 | OSCDIS | ADC oscillator bit: <br> 1 = Oscillator disabled <br> $0=$ Oscillator enabled |
|  | 5 | - |  |
|  | 4 | - |  |
|  | 3 | - |  |
|  | 2 | - |  |
|  | 1 | - |  |
|  | 0 | ADCSEL | ADC input selection bits: <br> 1 = Supply monitor <br> 0 = Temperature sensor |
| 14 | 7 | ADC9 (MSB) | Digital representation of the ADC input source (read only) |
|  | 6 | ADC8 |  |
|  | 5 | ADC7 |  |
|  | 4 | ADC6 |  |
|  | 3 | ADC5 |  |
|  | 2 | ADC4 |  |
|  | 1 | ADC3 |  |
|  | 0 | ADC2 |  |
| 15 | 7 | - |  |
|  | 6 | - |  |
|  | 5 | - |  |
|  | 4 | - |  |
|  | 3 | - |  |
|  | 2 | - |  |
|  | 1 | ADC1 | Digital representation of the ADC input source (read only) |
|  | 0 | ADC0 (LSB) |  |

## APPLICATION INFORMATION

Figure 5 shows a typical application circuit using the ONET1151M. The modulator must be AC coupled to the driver for proper operation. The output amplitude is controlled through the AMP pin and the rest of the functions are controlled through the 2 -wire interface (SDA or SCK) by a microcontroller.


Pullup inductors from MOD+ and MOD- to VCC are required.
Figure 5. Differential AC Coupled Drive

## Layout Guidelines

For optimum performance, use $50-\Omega$ transmission lines ( $100-\Omega$ differential) for connecting the signal source to the DIN+ and DIN- pins and $50-\Omega$ transmission lines ( $100-\Omega$ differential) for connecting the OUT+ and OUTmodulation current outputs to the modulator. The length of the transmission lines should be kept as short as possible to reduce loss and pattern-dependent jitter.
In addition, VCCD can be connected to VCC and filtered from a common supply.

TYPICAL CHARACTERISTICS
Typical operating condition is at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}_{\mathrm{PP}}$ single ended, EQENA $=0$, PKENA $=1$ with PEADJ $=$ $0 \times 0 \mathrm{~F}$ and $\mathrm{V}_{\mathrm{IN}}=600 \mathrm{mV}_{\mathrm{PP}}$ (unless otherwise noted).


Figure 6.


Figure 8.


Figure 10.

DETERMINISTIC JITTER
vs
TEMPERATURE


Figure 7.


Figure 9.
RISE-TIME AND FALL-TIME


Figure 11.

## TYPICAL CHARACTERISTICS (continued)

Typical operating condition is at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}_{\mathrm{PP}}$ single ended, EQENA $=0$, PKENA $=1$ with PEADJ $=$ $0 \times 0 \mathrm{~F}$ and $\mathrm{V}_{\mathrm{IN}}=600 \mathrm{mV} \mathrm{V}_{\mathrm{PP}}$ (unless otherwise noted).


Figure 12.


Figure 14.
EYE-DIAGRAM AT 11.3GBPS


Figure 16.


Figure 13.

EYE-DIAGRAM AT 10.3GBPS
VOUT=1.5VPP


Figure 15.

EYE-DIAGRAM AT 11.3GBPS VOUT=1.5VPP, 30\% CROSS POINT

$500 \mathrm{mV} / \mathrm{Div}$

## TYPICAL CHARACTERISTICS (continued)

Typical operating condition is at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{OUT}}=1.5 \mathrm{~V}_{\mathrm{PP}}$ single ended, EQENA $=0$, PKENA $=1$ with PEADJ $=$ $0 \times 0 F$ and $\mathrm{V}_{\mathrm{IN}}=600 \mathrm{mV} \mathrm{V}_{\mathrm{PP}}$ (unless otherwise noted).

EYE-DIAGRAM AT 11.3GBPS VOUT=1.5VPP, 70\% CROSS POINT


Figure 18.


Figure 19.

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ONET1151MRGTR | ACTIVE | VQFN | RGT | 16 | 3000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 100 | 1151M | Samples |
| ONET1151MRGTT | ACTIVE | VQFN | RGT | 16 | 250 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 100 | 1151M | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X


NON SOLDER MASK DEFINED (PREFERRED)


SOLDER MASK
DEFINED

SOLDER MASK DETAILS

NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.


NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI＂按原样＂提供技术和可靠性数据（包括数据表），设计资源（包括参考设计），应用或其他设计建议，网络工具，安全信息和其他资源不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性，某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：（1）针对您的应用选择合适的 TI 产品，（2）设计，验证并测试您的应用，（3）确保您的应用满足相应标准以及任何其他功能安全，信息安全，监管或其他要求。
这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔，损害，成本，损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti．com 上其他适用条款／TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments，Post Office Box 655303，Dallas，Texas 75265
Copyright © 2022 ，德州仪器（TI）公司

