www.ti.com

SLLS858-AUGUST 2007

#### **FEATURES**

- Operates With 3-V to 5.5-V V<sub>CC</sub> Supply
- · Operates up to 1 Mbit/s
- Low Supply Current . . . 300 μA Typ
- External Capacitors . . . 4 × 0.1 μF
- Accepts 5-V Logic Input With 3.3-V Supply
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- RS-232 Bus-Pin ESD Protection Exceeds ±15 kV Using Human-Body Model (HBM)

#### **APPLICATIONS**

- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment

#### D, DB, DW, OR PW PACKAGE (TOP VIEW) 16 V<sub>CC</sub> C1+ 15 GND V+ С1− Пз 14 DOUT1 13**∏** RIN1 C2+ C2-12 ROUT1 П5 11 DIN1 V-10 DIN2 DOUT2 9 ROUT2 RIN2

NC - No internal connection

#### **DESCRIPTION/ORDERING INFORMATION**

The TRSF3232 consists of two line drivers, two line receivers, and a dual charge-pump circuit with  $\pm 15$ -kV ESD protection pin-to-pin (serial-port connection pins, including GND). This device provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The TRSF3232 operates at typical data signaling rates up to 1 Mbit/s and a driver output slew rate of 24 V/µs to 150 V/µs.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PA	CKAGE <sup>(1)(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SOIC - D	Tube of 40	TRSF3232CD	TRSF3232C	
	30IC - D	Reel of 2500	TRSF3232CDR	TRSF3232C	
	SOIC - DW	Tube of 25	TRSF3232CDW	TRSF3232C	
0°C to 70°C	SOIC - DW	Reel of 2000	TRSF3232CDWR	TRSF3232C	
0.0 10 70.0	SSOP – DB	Tube of 70	TRSF3232CDB	RT22C	
	330P – DB	Reel of 2000	TRSF3232CDBR	R122C	
	TSSOP – PW	Tube of 70	TRSF3232CPW	RT22C	
	1330P – PW	Reel of 2000	TRSF3232CPWR	KIZZO	
	SOIC - D	Tube of 40	TRSF3232ID	TRSF3232I	
	SOIC - DW	Reel of 2000	TRSF3232IDR	183532321	
	SOIC - DW	Tube of 25	TRSF3232IDW	TRSF3232I	
-40°C to 85°C	301C - DVV	Reel of 2000	TRSF3232IDWR	183532321	
-40 C to 65 C	CCOD DD	Tube of 70	TRSF3232IDB	DTool	
	330P – DB	SSOP – DB Reel of 2000 TRSF3232IDBR		RT22I	
	TSSOP – PW	Tube of 70	TRSF3232IPW	DT22I	
	1330F - PW	Reel of 2000	TRSF3232IPWR	RT22I	

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

<sup>(2)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### **FUNCTION TABLES**

# Each Driver<sup>(1)</sup>

INPUT DIN	OUTPUT DOUT
L	Н
Н	L


(1) H = high level, L = low level

## Each Receiver<sup>(1)</sup>

INPUT RIN	OUTPUT ROUT
L	Н
Н	L
Open	Н

(1) H = high level, L = low level Open = input disconnected or connected driver off

## **LOGIC DIAGRAM (POSITIVE LOGIC)**





# TRSF3232 3-V TO 5.5-V MULTICHANNEL RS-232 COMPATIBLE LINE DRIVER/RECEIVER

SLLS858-AUGUST 2007

# Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>	Supply voltage range <sup>(2)</sup>			
V+	Positive-output supply voltage range (2)		-0.3	7	V
V-	Negative-output supply voltage range (2)		0.3	-7	V
V+ - V-	Supply voltage difference <sup>(2)</sup>			13	V
\/	Input voltage range	Drivers	-0.3	6	V
$V_{I}$	Input voltage range	Receivers	-25	25	V
M	Outnut voltage range	Drivers	-13.2	13.2	V
Vo	Output voltage range	Receivers	-0.3	V <sub>CC</sub> + 0.3	V
		D package		82	
0	Package thermal impedance (3)(4)	DB package		46	°C/W
$\theta_{JA}$	Package thermal impedance (1)	DW package		57	-0/00
			108		
T <sub>J</sub>	Operating virtual junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## Recommended Operating Conditions(1)

See Figure 4

				MIN	NOM	MAX	UNIT
	Supply voltage		V <sub>CC</sub> = 3.3 V	3	3.3	3.6	V
			$V_{CC} = 5 V$	4.5	5	5.5	
\/	Driver high level input veltage	DIN	V <sub>CC</sub> = 3.3 V	2			V
V <sub>IH</sub>	Driver high-level input voltage	DIN	V <sub>CC</sub> = 5 V	2.4			V
$V_{IL}$	Driver low-level input voltage	DIN				0.8	V
\/	Driver input voltage	DIN		0		5.5	V
VI	Receiver input voltage					25	V
т	Operating free oir temperature			0		70	°C
T <sub>A</sub>	Operating free-air temperature	TRSF3232I	-40		85		

<sup>(1)</sup> Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.

### Electrical Characteristics(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
I <sub>CC</sub>	Supply current	No load, $V_{CC} = 3.3 \text{ V or } 5 \text{ V}$		0.3	1	mA

<sup>(1)</sup> Test conditions are C1–C4 = 0.1  $\mu$ F at  $V_{CC}$  = 3.3  $V \pm 0.3$  V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at  $V_{CC}$  = 5  $V \pm 0.5$  V.

<sup>(2)</sup> All voltages are with respect to network GND.

<sup>(3)</sup> Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(2)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$  or  $V_{CC} = 5 \text{ V}$ , and  $T_A = 25^{\circ}\text{C}$ .

# **TRSF3232** 3-V TO 5.5-V MULTICHANNEL RS-232 COMPATIBLE LINE DRIVER/RECEIVER

SLLS858-AUGUST 2007



#### **DRIVER SECTION**

# Electrical Characteristics(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4)

	PARAMETER	TEST CONDITIONS			TYP <sup>(2)</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	DIN = GND	5	5.4		V
$V_{OL}$	Low-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	-5	-5.4		V	
I <sub>IH</sub>	High-level input current	$V_I = V_{CC}$		±0.01	±1	μΑ	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> at GND			±0.01	±1	μΑ
	Short-circuit output current (3)	V <sub>O</sub> = 0 V	$V_{CC} = 3.6 \text{ V}$		±35	±60	mA
los	Short-circuit output current	VO = 0 V	$V_{CC} = 5.5 \text{ V}$		±35	±90	
ro	Output resistance	$V_{CC}$ , V+, and V- = 0 V,	$V_O = \pm 2 \text{ V}$	300	10M		Ω

# Switching Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4)

	PARAMETER		TEST CONDITIONS		MIN 7	ΓΥΡ <sup>(2)</sup>	MAX	TINU
			C <sub>L</sub> = 1000 pF		250			
		$R_L = 3 \text{ k}\Omega$ , One DOUT switching	C <sub>L</sub> = 250 pF,	V <sub>CC</sub> = 3 V to 4.5 V	1000			kbit/s
		0110 D001 cg	C <sub>L</sub> = 1000 pF,	V <sub>CC</sub> = 4.5 V to 5.5 V	1000			
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>	$C_L = 150 \text{ pF to } 2500 \text{ pF},$	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	See Figure 2		300		ns
SR(tr)	Slew rate, transition region (see Figure 1)	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	C <sub>L</sub> = 150 pF to 1000 pF,	V <sub>CC</sub> = 3.3 V	18		150	V/µs

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V.

 <sup>(1)</sup> Test conditions are C1–C4 = 0.1 μF at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at V<sub>CC</sub> = 5 V ± 0.5 V.
 (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.
 (3) Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

 <sup>(2)</sup> All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.
 (3) Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device.

# **TRSF3232** 3-V TO 5.5-V MULTICHANNEL RS-232 COMPATIBLE LINE DRIVER/RECEIVER

SLLS858-AUGUST 2007

### **RECEIVER SECTION**

### Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
$V_{OH}$	High-level output voltage	$I_{OH} = -1 \text{ mA}$	V <sub>CC</sub> - 0.6	V <sub>CC</sub> - 0.1		V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.4	V
	Desitive gains input threshold voltage	V <sub>CC</sub> = 3.3 V		1.5	2.4	V
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>CC</sub> = 5 V		1.8	2.4	V
\/	Negative gains input threehold voltage	V <sub>CC</sub> = 3.3 V	0.6	1.2		V
$V_{IT-}$	Negative-going input threshold voltage	V <sub>CC</sub> = 5 V	0.8	1.5		V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )			0.3		V
ri	Input resistance	$V_1 = \pm 3 \text{ V to } \pm 25 \text{ V}$	3	5	7	kΩ

Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

## Switching Characteristics<sup>(1)</sup>


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 3)

	PARAMETER	TEST CONDITIONS	TYP <sup>(2)</sup>	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C <sub>L</sub> = 150 pF	300	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	C <sub>L</sub> = 150 pF	300	ns
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>		300	ns

<sup>(1)</sup> Test conditions are C1–C4 = 0.1  $\mu$ F at V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\mu$ F, C2–C4 = 0.33  $\mu$ F at V<sub>CC</sub> = 5 V  $\pm$  0.5 V. (2) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C. (3) Pulse skew is defined as  $|t_{PLH} - t_{PHL}|$  of each channel of the same device.




#### PARAMETER MEASUREMENT INFORMATION




- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

Figure 1. Driver Slew Rate



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

Figure 2. Driver Pulse Skew




- A. C<sub>L</sub> includes probe and jig capacitance.
- B. The pulse generator has the following characteristics:  $Z_O$  = 50  $\Omega$ , 50% duty cycle,  $t_r \le$  10 ns,  $t_f \le$  10 ns.

Figure 3. Receiver Propagation Delay Times



## **APPLICATION INFORMATION**



 $<sup>^{\</sup>dagger}$  C3 can be connected to  $\mathrm{V}_{\mathrm{CC}}$  or GND.

## **V<sub>CC</sub> vs CAPACITOR VALUES**

V <sub>CC</sub>	C1	C2, C3, C4
3.3 V ± 0.3 V	0.1 μF	0.1 μF
5 V ± 0.5 V	0.047 μF	0.33 μF
3 V to 5.5 V	0.1 μF	0.47 μF

Figure 4. Typical Operating Circuit and Capacitor Values



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TRSF3232IDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRSF3232I	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Feb-2019

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRSF3232IDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 26-Feb-2019



#### \*All dimensions are nominal

Device	Package Type	Package Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)	
TRSF3232IDWR	SOIC	DW	16	2000	350.0	350.0	43.0	

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated