

ZHCSA35A - AUGUST 2012 - REVISED JANUARY 2014

# 14.2Gbps 四通道、双模式线性均衡器

查询样片: SN65LVCP1414

## 特性

- 背板和线缆连接串行运行数据速率高达 14.2Gbps 的四通道、单向、多速率、双模式线性均衡器
- 线性均衡增加了系统执行判决反馈均衡器 (DFE) 时的链路裕量
- 针对背板模式或者线缆模式,在具有 1dB 阶跃控制的 7.1GHz 上可实现 17dB 模拟均衡
- 输出线性动态范围: 1200mV
- 带宽: > 20GHz 典型值
- 7.1GHz 上,好于 15dB 的回波损耗
- 支持带外 (OOB) 信令
- 低功耗, 2.5V VCC 时, 每通道为 80mW (典型 值)
- 38 端子 QFN(四方扁平、无引线)5mm x 7mm x 0.75mm,0.5mm 端子间距
- 到 100Ω 差分印刷电路板 (PCB) 传输线路的出色阻抗匹配
- 通用输入输出接口 (GPIO) 或者 I<sup>2</sup>C 控制
- 2.5V 和 3.3V±5% 单电源
- 2kV 静电放电 (ESD) 人体模型 (HBM)
- 流经阳引脚的数据流简化了路由访问
- 小型封装尺寸节省了电路板空间
- 低功率

## 应用范围

- 电信和数据通信中的高速连接
- 针对 10GbE, 16GFC, 10G 同步光网络 (SONET), SAS, SATA, 通用公共无线接口 (CPRI), 开放基站架构协议 (OBSAI), Infiniband, 10GBase-KR, 和 XFI/SFI 的背板和线缆连接

### 说明

SN65LVCP1414 是一款异步、协议无关、低延迟、四 通道线性均衡器,此均衡器针对高达 14.2Gbps 的数据 速率,以及针对背板或有源线缆应用中的损耗补偿进行 了优化。SN65LVCP1414 的架构设计用于与一个特定 用途集成电路 (ASIC) 或者一个现场可编程栅极阵列 (FPGA)(采用判决反馈均衡器 (DFE) 来实现数字均 衡)一起运行。SN65LVCP1414 线性均衡器保持已发 送信号的波形,以确保最优 DFE 性能。

SN65LVCP1414 在充分发挥 DFE 效率的同时提供了 一个低功耗解决方案。

SN65LVCP1414 可经由 I<sup>2</sup>C 或者 GPIO 接口进行配置。SN65LVCP1414 的 I<sup>2</sup>C 接口使得用户能够独立地控制均衡、路径增益、和针对每个独立通道的输出动态范围。在 GPIO 模式下,通过使用 GPIO 输入引脚,可为所有通道设置均衡、路径增益、和输出动态范围。

SN65LVCP1414 输出可由 I<sup>2</sup>C 单独禁用。

SN65LVCP1414 在一个 2.5V 或者 3.3V 单电源下运行。

SN65LVCP1414 采用 38 引脚 5mm x 7mm x 0.75mm QFN(四方扁平无引线)无铅 0.5mm 焊球间距封装, 额定运行温度范围 -40℃ 至 85℃。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# SN65LVCP1414



### ZHCSA35A - AUGUST 2012 - REVISED JANUARY 2014

www.ti.com.cn

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



Figure 1. Typical Backplane Application – Trace Mode



Figure 2. Typical Cable Application – Cable Mode



www.ti.com.cn

## Block Diagram (GPIO or I<sup>2</sup>C Mode)

A simplified block diagram of the SN65LVCP1414 is shown in Figure 3 for GPIO or I<sup>2</sup>C input control mode. This compact, low power, 14.2Gbps quad-channel dual-mode linear analog equalizer consists of four high-speed data paths and an input GPIO pin logic-control block and a two-wire interface with a control-logic block.



Figure 3. Simplified Block Diagram of the SN65LVCP1414



# Package

The package pin locations and assignments are shown in Figure 4. The SN65LVCP1414 is packaged in a 5mm x 7mm x 0.75mm, 38 pin, 0.5mm pitch lead-free QFN.



Figure 4. Package Drawing (Top View)



# SN65LVCP1414

#### www.ti.com.cn

#### ZHCSA35A - AUGUST 2012 - REVISED JANUARY 2014

Pin I	Descri	ptions
-------	--------	--------

PINS DIRECTION T			DESCRIPTION						
NAME	NO.	SUPPLY		DESCRIPTION					
DIFFERENTIAL	DIFFERENTIAL HIGH-SPEED I/O								
IN0_P IN0_N	1 2	Input, (with 50 Ω termination to input common mode)	Differential input, lane 0						
IN1_P IN1_N	4 5	Input, (with 50 Ω termination to input common mode)	Differential input, lane 1						
IN2_P IN2_N	8 9	Input, (with 50 Ω termination to input common mode)	Differential input, lane 2						
IN3_P IN3_N	11 12	Input, (with 50 Ω termination to input common mode)	Differential input, lane 3						
OUT0_P OUT0_N	31 30	Output	Differential output, lane 0						
OUT1_P OUT1_N	28 27	Output	Differential output, lane 1						
OUT2_P OUT2_N	24 23	Output	Differential output, lane 2						
OUT3_P OUT3_N	21 20	Output	Differential output, lane 3						
CONTROL SIGN	IALS								
SDA	14	Input Output, Open drain	GPIO mode No action needed	$I^2$ C mode $I^2$ C data. Connect a 10kΩ pull-up resistor externally					
DRV_PK#/SCL	15	Input. (with 200kΩ pull-up)	GPIO mode HIGH: disable Driver peaking LOW: enables Driver 6dB AC peaking	<b>I<sup>2</sup>C mode</b> I <sup>2</sup> C clock. Connect a 10kΩ pull-up resistor externally					
I2C_EN	16	Input, (wtih 200kΩ pull-down) 2.5V/3.3V CMOS	Configures the device operation for I <sup>2</sup> HIGH: enables I <sup>2</sup> C mode LOW: enables GPIO mode	C or GPIO mode:					
VOD/CS	17	Input, (with 200kΩ pull-down) 2.5V/3.3V CMOS	GPIO mode HIGH: set high VOD range LOW: set low VOD range	I <sup>2</sup> C mode HIGH: acts as Chip Select LOW: disables I <sup>2</sup> C interface					
REXT	18	Input, Analog	External Bias Resistor: 1,200 Ω to GND						
EQ0/ADD0	33	Input, 2.5V/3.3V CMOS - 3-state	<b>GPIO mode</b> Working with EQ1 to determine input EQ gain.	<b>I<sup>2</sup>C mode</b> ADD0 along with pins ADD1 and ADD2 comprise the three bits of I <sup>2</sup> C slave address. ADD2:ADD1:ADD0:XXX					

TEXAS INSTRUMENTS

www.ti.com.cn

# Pin Descriptions (continued)

PINS NAME NO.		DIRECTION TYPE	DESCRIPTION					
		SUPPLY	DESCRIPTION					
EQ1/ADD1	34	Input, 2.5V/3.3V CMOS - 3-state	<b>GPIO mode</b> Working with E EQ gain steps of	Q0 to dete of approxi	ermine input mately 2dB	I <sup>2</sup> C mode ADD1 along with pins ADD0 and ADD2 comprise the three I <sup>2</sup> C slave address		
			EQ1	EQ0	EQ GAIN	ADD2:ADD	11:ADD0:XXX	
			GND	GND	000			
			GND	HiZ	000			
			GND	VCC	001			
			HiZ	GND	010			
			HiZ	HiZ	011			
			HiZ	VCC	100			
			VCC	GND	101			
			VCC	HiZ	110			
			VCC	VCC	111			
			EQ1 and EQ0 v	works with	AC_GAIN a	and DC_GAI	I to determine final EQ gain as this:	
			EQ1/ EQ0	GAIN	DC GAIN (dB)	EQ GAIN (dB)		
			000 ~ 111	LOW	-6	1~9		
			000 ~ 111	HiZ	-6	7 ~ 17		
			000 ~ 111	HiGH	0	1~9		
EQ_MODE/ ADD2	35	Input, (with 200kΩ pull-down), 2.5V/3.3V CMOS	GPIO mode HIGH: Trace m LOW: Cable mo	ode ode		I <sup>2</sup> C mode ADD2 along with pins ADD1 and ADD0 comprise the three b I <sup>2</sup> C slave address. ADD2:ADD1:ADD0:XXX		
GAIN	36	Input, 2.5V/3.3V CMOS - 3-state	GPIO mode Work with EQ1, Gain. See table	/EQ0 to se above.	et total EQ	I <sup>2</sup> C mode No action r	needed	
PWD#	37	Input, (with 200kΩ pull-up), 2.5V/3.3V CMOS	HIGH: Normal Operation LOW: Power downs the device, inputs off and outputs disabled, resets I <sup>2</sup> C					
POWER SUPPL	Y							
VCC	3, 6, 7, 10, 13, 19, 22, 25, 26, 29, 32, 38	Power	Power supply 2	5V±5%, ≎	3.3V±5%			
GND Center Pad		Ground	The ground cer the GND plane ground. Refer t	nter pad is . At least 1 o the pack	the metal co 15 PCB vias age drawing	ontact at the are recommon (RLJ-packa	bottom of the package. This pad must be connected to ended to minimize inductance and provide a solid ge) for the via placement.	



www.ti.com.cn

### **Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		VALUES	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>	-0.3 to 4	V
V <sub>IN,DIFF</sub>	Differential voltage between INx_P and INx_N	±2.5	V
V <sub>IN+, IN</sub>	Voltage at Inx_P and fINx_N	-0.5 V to VCC+0.5	V
V <sub>IO</sub>	Voltage on control IO pins	-0.5 V to VCC+0.5	V
I <sub>IN+</sub> I <sub>IN-</sub>	Continuous current at high speed differential data inputs (differential)	-25 to 25	mA
I <sub>OUT+</sub> I <sub>OUT-</sub>	Continuous current at high speed differential data outputs	-25 to 25	mA
	Human Body Model <sup>(3)</sup> (All Pins)	2.0	kV
ESD	Charged-Device Model <sup>(4)</sup> (All Pins)	500	V
Moisture sens	itivity level	3	
Reflow temper	rature package soldering, 4 sec	260	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

### Thermal Information

	THEOMAL METRIC(1)	SN65LVCP1414	
		RLJ (38 PINS)	UNITS
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	36.9	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance <sup>(3)</sup>	22.3	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	10.7	°C (M
$\Psi_{JT}$	Junction-to-top characterization parameter <sup>(5)</sup>	0.3	C/W
$\Psi_{JB}$	Junction-to-board characterization parameter <sup>(6)</sup>	10.6	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	1.9	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
 The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## **Recommended Operating Conditions**

		MIN	NOM	MAX	UNIT
dR	Operating data rate			14.2	Gbps
V <sub>CC</sub>	Supply voltage	2.375	2.5	2.625	V
V <sub>CC</sub>	Supply voltage	3.135	3.3	3.465	V
тс	Junction temperature	-10		125	°C
ТВ	Maximum board temperature			85	°C
CMOS DC S	PECIFICATIONS				
V <sub>IH</sub>	High-level input voltage	$0.8 \times V_{CC}$			V
V <sub>MID</sub>	Mid-level input voltage	V <sub>CC</sub> ×0.4		$V_{CC}$ ×0.6	V
V <sub>IL</sub>	Low-level input voltage	-0.5		$0.2 \times V_{CC}$	V
PSNR BG	Bandgap circuit PSNR	20			dB

## Electrical Characteristics (VCC 2.5V ±5%)

over operating free-air temperature range, all parameters are referenced to package pins (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
POWER	CONSUMPTION				·	
$PD_L$	Device power dissipation	VOD = LOW at 2.5V VCC with all 4 channels active		317	475	mW
PD <sub>H</sub>	Device power dissipation	VOD = HIGH, at 2.5V VCC with all 4 channels active		485	675	mW
PD <sub>OFF</sub>	Device power with all 4 channels switched off	Refer to $I^2C$ section for device configuration. 2.5V VCC		10		mW

(1) All typical values are at 25°C and with 2.5V supply unless otherwise noted.

## Electrical Characteristics (VCC 3.3V ±5%)

over operating free-air temperature range, all parameters are referenced to package pins (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
POWER	CONSUMPTION					
$PD_L$	Device power dissipation	VOD = LOW at 3.3V VCC with all 4 channels active		450	625	mW
PD <sub>H</sub>	Device power dissipation	VOD = HIGH, at 3.3V VCC with all 4 channels active		697	925	mW
PD <sub>OFF</sub>	Device power with all 4 channels switched off	Refer to $I^2C$ section for device configuration, 3.3V VCC		10		mW

(1) All typical values are at 25°C and with 2.5V supply unless otherwise noted.

# Electrical Characteristics (VCC 2.5V ±5%, 3.3V ±5%)

over operating free-air temperature range, all parameters are referenced to package pins (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
CMOS DO	C SPECIFICATIONS					
I <sub>IH</sub>	High level input current	$VIN = 0.9 \times V_{CC}$	-40	17	40	μA
IIL	Low level input current	$VIN = 0.1 \times V_{CC}$	-40	17	40	μA
CML INPU	UTS (IN[3:0]_P, IN[3:0]_N)					
r <sub>IN</sub>	Differential input resistance	INx_P to INx_N		100		Ω
V <sub>IN</sub>	Input linear dynamic range	Gain = 0.5		1200		$mV_{pp}$
VICM	Input common mode voltage	Internally biased		V <sub>CC</sub> -0.8		V
SCD11	Input differential to common mode conversion	100MHz to 7.1GHz		-20		dB
SDD11	Differential input return loss	100MHz to 7.1GHz		-15		dB

(1) All typical values are at 25°C and with 2.5V and 3.3V supply unless otherwise noted.



www.ti.com.cn

## Electrical Characteristics (VCC 2.5V ±5%, 3.3V ±5%) (continued)

over operating free-air temperature range, all parameters are referenced to package pins (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP <sup>(1)</sup>	MAX	UNIT
CML OUTF	PUTS (OUT[3:0]_P, OUT[3:0]_N)				
V		$R_L = 100 \Omega$ , $V_{OD} = HIGH$	1200		mV <sub>pp</sub>
VOD	Output linear dynamic range	$R_{L} = 100 \ \Omega, \ V_{OD} = LOW $			$\mathrm{mV}_{\mathrm{pp}}$
V <sub>OS</sub>	Output offset voltage	$R_L = 100 \Omega$ , 0 V applied at inputs	10		$mV_{pp}$
V <sub>OCM</sub>	Output common mode voltage	See Figure 5	V <sub>CC</sub> -0.4		V
V <sub>CM,RIP</sub>	Common mode output ripple	K28.5 pattern at 14.2Gbps on all 4 channels, No interconnect loss, VOD = HIGH	10	20	mV <sub>RMS</sub>
V <sub>OD,RIP</sub>	Differential path output ripple	K28.5 pattern at 14.2Gbps on all channels, No interconnect loss, VIN = 1200mVpp.		20	$\mathrm{mV}_{\mathrm{pp}}$
V <sub>OC(SS)</sub>	Change in steady-state common- mode output voltage between logic states		±10		mV
t <sub>R</sub>	Rise time <sup>(2)</sup>	Input signal with 30ps rise time, 20% to 80%, See Figure 7	31		ps
t <sub>F</sub>	Fall time <sup>(2)</sup>	Input signal with 30ps fall time, 20% to 80%, See Figure 7	32		ps
SDD22	Differential output return loss	100MHz to 7.1GHz	-15		dB
SCC22	Common-mode output return loss	100MHz to 7.1GHz	-5		dB
t <sub>PLH</sub>	Low-to-high propagation delay		65		ps
t <sub>PHL</sub>	High-to-low propagation delay	See Figure 6	65		ps
t <sub>SK(O)</sub>	Inter-Pair (lane to lane) output skew <sup>(3)</sup>	All outputs terminated with 100 $\Omega$ , See Figure 8	8		ps
t <sub>SK(PP)</sub>	Part-to-part skew <sup>(4)</sup>	All outputs terminated with 100 $\Omega$		50	ps
r <sub>OT</sub>	Single ended output resistance	Single ended on-chip termination to VCC, Outputs will be AC coupled	50		Ω
r <sub>OM</sub>	Output termination mismatch at 1MHz	$\Delta rom = 2 \times \frac{rp - rn}{rp + rn} \times 100$	5		%
Ch <sub>iso</sub>	Channel-to-channel isolation	Frequency at 7.1GHz	35 45		dB
		10MHz to 7.1GHz, No other noise source present, VOD = LOW	400		μVRMS
OUT <sub>NOISE</sub>	Output referred holse(0)	10MHz to 7.1GHz, No other noise source present, VOD = HIGH	500		μVRMS
EQUALIZA	TION				
EQ <sub>Gain</sub>	At 7.1GHz input signal	Equalization Gain, EQ = MAX	15 17		dB
Vpre	Output pre-cursor pre-emphasis	Input signal with 3.75 pre-cursor and measure it on the output signal, Refer Figure 9. Vpre = 20log(V3/V2)	3.75		dB
Vpst	Output post-cursor pre-emphasis	Input signal with 12dB post-cursor and measure it on the output signal, Refer Figure 9, Vpst = 20log(V1/V2)	12		dB
DJ1	Residual deterministic jitter at 10.3125 Gbps	Transmit Side application Tx launch Amplitude = 0.6Vpp, EQ=0, ACGain and DCgain = Low and VOD = High, Trace Mode Test Channel -> 0", See Figure 11	0.016		Ulp-p
DJ2	Residual deterministic jitter at 10.3125 Gbps	Receive Side Application Tx launch Amplitude = 0.6Vpp, EQ=7, ACGain and VOD = High and DCGain = High, Trace Mode Test Channel -> 12" (9dB loss at 5GHz), See Figure 10	0.11		Ulp-p
DJ3	Residual deterministic jitter at 14.2 Gbps	Transmit Side Application Tx launch Amplitude = 0.6Vpp, EQ=0, ACGain and DCgain = Low and VOD = High, Trace Mode Test Channel -> 0", See Figure 11	0.041		Ulp-p
DJ4	Residual deterministic jitter at 14.2 Gbps	Receive Side Application Tx launch Amplitude = 0.6Vpp, EQ=7, ACGain and VOD = High and DCGain = High, Trace Mode Test Channel -> 8" (9dB loss at 7GHz), See Figure 10	0.13		Ulp-p

Rise and Fall measurements include board and channel effects of the test environment, refer to Figure 10 and Figure 11.  $t_{SK(O)}$  is the magnitude of the time difference between the channels.  $t_{SK(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. (2) (3) (4)

All noise sources added. (5)



ZHCSA35A - AUGUST 2012 - REVISED JANUARY 2014

### **Parameter Measurement Information**



Figure 5. Common Mode Output Voltage Test Circuit



Figure 6. Propagation Delay Input to Output



Figure 7. Output Rise and Fall Times





**EXAS NSTRUMENTS** 

www.ti.com.cn

ZHCSA35A - AUGUST 2012 - REVISED JANUARY 2014

٧6







Figure 10. Receive Side Performance Test Circuit



Figure 11. Transmit Side Performance Test Circuit

TEXAS INSTRUMENTS

www.ti.com.cn

ZHCSA35A - AUGUST 2012 - REVISED JANUARY 2014

Equivalent Input and Output Schematic Diagrams



Figure 12. Equivalent Input Circuit Design



Figure 13. 3-Level Input Biasing Network



#### ZHCSA35A - AUGUST 2012 - REVISED JANUARY 2014

### **Typical Characteristics**

Typical operating condition is at  $V_{CC} = 2.5V$  and  $T_A = 25^{\circ}C$ , no interconnect line at the output, and with default device settings (unless otherwise noted).



TEXAS INSTRUMENTS

www.ti.com.cn

## **Typical Characteristics (continued)**

Typical operating condition is at  $V_{CC}$  = 2.5V and  $T_A$  = 25°C, no interconnect line at the output, and with default device settings (unless otherwise noted).







Figure 18. Common Mode Output Return Loss



A. With SN65LVCP1414 -> EQ = 4, VOD = High, ACGain = HiZ, DCGain = Low **Figure 20. Cable Mode – Frequency Domain** 



#### www.ti.com.cn

### **Typical Characteristics (continued)**

Typical operating condition is at  $V_{CC}$  = 2.5V and  $T_A$  = 25°C, no interconnect line at the output, and with default device settings (unless otherwise noted).







A. With SN65LVCP1414 -> EQ = 7, VOD = High, ACGain = High, DCGain = Low **Figure 22. Trace Mode - Frequency Domain** 

MODE	DCGAIN	ACGAIN<1:0>	EQ<2:0>	DC GAIN (dB)	EQ GAIN (dB)	APPLICATION
0	0	0	000 to 111	-6	1 to 9	Short Input Trace; Large Input Swing
0	0	11	000 to 111	-6	7 to 17	Long Input Trace; Large Input Swing
0	1	1	000 to 111	0	1 to 9	Short Input Trace; Small Input Swing
0	1	11	000 to 111	0	2 to 10	Short Input Trace; Small Input Swing
1	0	0	000 to 111	-6	1 to 9	Short Input Cable; Large Input Swing
1	0	11	000 to 111	-6	7 to 17	Long Input Cable; Large Input Swing
1	1	1	000 to 111	0	1 to 9	Short Input Cable; Small Input Swing
1	1	11	000 to 111	0	2 to 10	Short Input Cable; Small Input Swing

#### **Table 1. Control Settings Descriptions**

### **Table 2. Control Settings Descriptions**

GAIN	DC GAIN	ACGAIN<1:0>
Low	0	00
HighZ	0	11
High	1	01



www.ti.com.cn

## **Two-Wire Serial Interface and Control Logic**

The SN65LVCP1414 uses a 2-wire serial interface for digital control. The two circuit inputs, SDA and SCL, are driven, respectively, by the serial data and serial clock from a microcontroller, for example. The SDA and SCK pins require external  $10k\Omega$  pull-ups to VCC.

The 2-wire interface allows write access to the internal memory map to modify control registers and read access to read out control and status signals. The SN65LVCP1414 is a slave device only which means that it cannot initiate a transmission itself; it always relies on the availability of the SCK signal for the duration of the transmission. The master device provides the clock signal as well as the START and STOP commands. The protocol for a data transmission is as follows:

- 1. START command
- 2. 7 bit slave address (0000ADD[2:0]) followed by an eighth bit which is the data direction bit (R/W). A zero indicates a WRITE and a 1 indicates a READ. The ADD[2:0] address bits change with the status of the ADD2, ADD1, and ADD0 device pins, respectively. If the pins are left floating or pulled down, the 7 bit slave address is 0000000.
- 3. 8 bit register address
- 4. 8 bit register data word
- 5. STOP command

Regarding timing, the SN65LVCP1414 is I<sup>2</sup>C compatible. The typical timing is shown in Figure 9 and a complete data transfer is shown in Figure 10. Parameters for Figure 9 are defined in Table 3.

Bus Idle: Both SDA and SCL lines remain HIGH

**Start Data Transfer:** A change in the state of the SDA line, from HIGH to LOW, while the SCL line is HIGH, defines a START condition (S). Each data transfer is initiated with a START condition.

**Stop Data Transfer:** A change in the state of the SDA line from LOW to HIGH while the SCL line is HIGH defines a STOP condition (P). Each data transfer is terminated with a STOP condition; however, if the master still wishes to communicate on the bus, it can generate a repeated START condition and address another slave without first generating a STOP condition.

Data Transfer: The number of data bytes transferred between a START and a STOP condition is not limited and is determined by the master device. The receiver acknowledges the transfer of data.

**Acknowledge:** Each receiving device, when addressed, is obliged to generate an acknowledge bit. The transmitter releases the SDA line and a device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge the slave address, the data line must be taken into account. When a slave-receiver doesn't acknowledge the slave address, the data line must be left HIGH by the slave. The master can then generate a STOP condition to abort the transfer. If the slave-receiver does acknowledge the slave address but some time later in the transfer cannot receive any more data bytes, the master must abort the transfer. This is indicated by the slave generating the not acknowledge on the first byte to follow. The slave leaves the data line HIGH and the master generates the STOP condition.



Figure 23. Two-Wire Serial Interface Timing Diagram

# SN65LVCP1414



www.ti.com.cn

ZHCSA35A - AUGUST 2012 - REVISED JANUARY 2014

# Table 3. Two-Wire Serial Interface Timing Diagram Definitions

SYMBOL	PARAMETER	MIN	MAX	UNIT
f <sub>SCL</sub>	SCL clock frequency		400	kHz
t <sub>BUF</sub>	Bus free time between START and STOP conditions	1.3		μs
t <sub>HDSTA</sub>	Hold time after repeated START condition. After this period, the first clock pulse is generated	0.6		μs
t <sub>LOW</sub>	Low period of the SCL clock	1.3		μs
t <sub>HIGH</sub>	High period of the SCL clock	0.6		μs
t <sub>SUSTA</sub>	Setup time for a repeated START condition	0.6		μs
t <sub>HDDAT</sub>	Data HOLD time	0		μs
t <sub>SUDAT</sub>	Data setup time	100		ns
t <sub>R</sub>	Rise time of both SDA and SCL signals		300	ns
t <sub>F</sub>	Fall time of both SDA and SCL signals		300	ns
t <sub>SUSTO</sub>	Setup time for STOP condition	0.6		μs



Figure 24. Two-Wire Serial Interface Data Transfer



## **Register Mapping**

The register mapping for read/write register addresses 0 (0x00) through 22 (0x18) are shown in Table 4. Table 5 describes the circuit functionality based on the register settings.

### Table 4. SN65LVCP1414 Register Mapping Information

Register 0x00 (General Device Settings) R/W												
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
SW_GPIO	PWRDOWN	SYNC_01	SYNC_23	SYNC_ALL	EQ_MODE		RSVD					
Register 0x01 (0	Channel Enable)	R/W										
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
				LN_EN_CH3	LN_EN_CH2	LN_EN_CH1	LN_EN_CH0					
Register 0x02 (0	Channel 0 Contro	ol Settings) R/W										
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
RSVD	EQ2	EQ1	EQ0	VOD_CTRL	DC_GAIN	AC_GAIN1	AC_GAIN0					
Register 0x03 (0	Channel 0 Enable	e Settings) R/W										
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
					DRV_PEAK	EQ_EN	DRV_EN					
Register 0x05 (0	Channel 1 Contro	ol Settings) R/W										
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
RSVD	EQ2	EQ1	EQ0	VOD_CTRL	DC_GAIN	AC_GAIN1	AC_GAIN0					
Register 0x06 (0	Channel 1 Enable	e Settings) R/W										
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
					DRV_PEAK	EQ_EN	DRV_EN					
Register 0x08 (0	Channel 2 Contro	ol Settings) R/W										
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
RSVD	EQ2	EQ1	EQ0	VOD CTRL	DC GAIN	AC GAIN1	AC GAIN0					
Register 0x09 (0	Channel 2 Enable	e Settings) R/W		<u> </u>	<u> </u>	·	·					
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
					DRV_PEAK	EQ_EN	DRV_EN					
Register 0x0B (	Channel 3 Contro	ol Settings) R/W			<b>.</b>							
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
RSVD	EQ2	EQ1	EQ0	VOD_CTRL	DC_GAIN	AC_GAIN1	AC_GAIN0					
Register 0x0C (	Channel 3 Enable	e Settings) R/W			<b>.</b>							
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
					DRV_PEAK	EQ_EN	DRV_EN					
Register 0x0F R	lead Only				•							
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD					
Register 0x11 R	2/W											
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
	RSVD											
Register 0x12 R	2/W											
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0					
RSVD												



www.ti.com.cn

# Table 5. SN65LVCP1414 Register Description

REGISTER	BIT	SYMBOL	FUNCTION						
	7	SW_GPIO	Switching logic is controlled by GPIO or I <sup>2</sup> C: 0 = I <sup>2</sup> C control 1 = GPIO control						
	6	PWRDOWN	Power down the device: 0 = Normal operation 1 = Powerdown						
	5	SYNC_01	All settings from channel 1 will be used for channel 0 and 1: 0 = Channel 0 tracking channel 1 settings 1 = No tracking tracking						
0x00	4	SYNC_23	All settings from channel 2 will be used for channel 2 and 3: 0 = Channel 3 tracking channel 2 settings 1 = No channel tracking	00000000					
	3	SYNC_ALL	All settings from channel 1 will be used on all channels: 0 = All channels tracking channel 1 1 = No channel tracking Overwrites SYNC_01 and SYNC_23	-					
	2	EQ_MD	Set EQ mode: 0 = Cable mode 1 = Trace mode						
	1								
	0	RSVD	For TI use only						
	7								
	6								
	5								
	4								
	3 LN_EN_CH3		Channel 3 enable: 0 = Enable 1 = Disable						
0x01	2	LN_EN_CH2	Channel 2 enable: 2 0 = Enable 1 = Disable						
	1	LN_EN_CH1	Channel 1 enable: 0 = Enable 1 = Disable						
	0	LN_EN_CH0	Channel 0 enable: 0 = Enable 1 = Disable	-					
	7	RSVD							
	6	EQ2	Equalizer adjustment setting:						
	5	EQ1	000 = Minimum equalization setting						
	4	EQ0	111 = Maximum equalization setting						
0x02 0x05 0x08 0x0B	3	VOD_CTRL	Channel [x] VOD control: 0 = Low VOD range 1 = High VOD range	0000000					
	2	DC_GAIN_CTRL	Channel [x] EQ DC gain: 0 = Set EQ DC gain to 0.5x 1 = Set EQ DC gain to 1x						
	1	AC_GAIN_CTRL1	AC Gain Control:						
	0	AC_GAIN_CTRL0	00 = Low 01 = HiZ 11 = High						

# SN65LVCP1414

REGISTER BIT

ZHCSA35A - AUGUST 2012 - REVISED JANUARY 2014

SYMBOL

www.ti.com.cn FUNCTION DEFAULT

	7					
	6					
	5					
	4					
	3					
0x03 0x06 0x09 0x0C	2	DRV_PEAK	Channel [x] driver peaking: 0 = Disables driver Peaking 1 = Enables driver 6db AC Peaking	00000000		
	1  EQ_EN  Channel [x] EQ stage enable:    0  = Enable    1  = Disable					
	0	0 DRV_EN Channel [x] driver stage enable: 0 = Enable 1 = Disable				
	7	RSVD	For TI use only			
	6	RSVD	For TI use only			
	5	RSVD	For TI use only			
0.00	4	RSVD	For TI use only	00110000		
UXUF	3	RSVD	For TI use only	00110000		
	2	RSVD	For TI use only			
	1	RSVD	For TI use only			
	0	RSVD	For TI use only			
	7					
	6	RSVD	For TI use only			
	5					
0x11	4			0000000		
UXII	3			00000000		
	2					
	1					
	0					
	7	RSVD	For TI use only			
	6					
	5					
0v12	4			0000000		
UXIZ	3			0000000		
	2					
	1					
	0					



ZHCSA35A - AUGUST 2012 - REVISED JANUARY 2014

# **REVISION HISTORY**

CI	nanges from Original (August 2012) to Revision A Pa	age
•	Changed OUT2_P pin number from 23 to 24	5
•	Changed OUT2_N pin number from 24 to 23	5
•	Changed OUT3_P pin number from 20 to 21	5
•	Changed OUT3_N pin number from 21 to 20	5



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVCP1414RLJR	ACTIVE	WQFN	RLJ	38	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	LVCP 1414	Samples
SN65LVCP1414RLJT	ACTIVE	WQFN	RLJ	38	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	LVCP 1414	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020



www.ti.com

# TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*	'All dimensions are nominal												
	Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
Ī	SN65LVCP1414RLJR	WQFN	RLJ	38	3000	330.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1
I	SN65LVCP1414RLJT	WQFN	RLJ	38	250	330.0	16.4	5.25	7.25	1.45	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

13-Dec-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVCP1414RLJR	WQFN	RLJ	38	3000	367.0	367.0	38.0
SN65LVCP1414RLJT	WQFN	RLJ	38	250	367.0	367.0	38.0

# **MECHANICAL DATA**



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  F. Falls within JEDEC M0-220.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司