

## ISO3086T 具有集成变压器驱动器的隔离式 5V RS-485 收发器

### 1 特性

- 符合或超过 TIA/EIA-485-A 标准
- 信号传输速率高达 20Mbps
- 1/8 单位负载——在一根总线上可连接多达 256 个节点
- 热关断保护
- 典型效率 > 60% ( $I_{LOAD} = 100mA$ ) - 请参见 [SLUU469](#)
- 低总线电容: 7pF (典型值)
- 50kV/ $\mu s$  瞬态抗扰度, 典型值
- 针对总线开路、短路及空闲状态的故障安全接收器
- 逻辑输入可承受 5V 电压
- 总线引脚静电放电 (ESD) 保护
  - 总线引脚与 GND2 之间的 11kV 人体模型 (HBM)
  - 总线引脚与 GND1 之间的 6kV HBM
- 安全及管理批准
  - 符合 DIN V VDE V 0884-10 和 DIN EN 61010-1 的 4242 V<sub>PK</sub> 基础隔离
  - 符合 UL 1577 标准且长达 1 分钟的 2500 V<sub>RMS</sub> 隔离
  - CSA 组件验收通知 5A、IEC 60950-1 和 IEC 61010-1 标准

### 2 应用范围

- 隔离式 RS-485/RS-422 接口
- 工厂自动化
- 电机/运动控制
- 暖通空调 (HVAC) 及楼宇自动化网络
- 联网保密站 (Networked Security Stations)

### 3 说明

ISO3086T 是一款隔离式差分线路收发器, 集成有用于为隔离变压器提供一次侧电压的振荡器输出。该器件是一款面向 RS-485 和 RS-422 应用的全双工差分线路收发器, 通过将引脚 11 接到引脚 14 并将引脚 12 接到 13, 可以轻松配置为半双工模式。

这类器件非常适合于长传输线路, 因为此时接地环路被断开以提供大得多的共模电压范围。经测试, 该器件的对称隔离栅可在总线收发器和逻辑电平接口之间提供符合 VDE 标准且长达 1 分钟的 4242 V<sub>PK</sub> 隔离。

所有带连线的 I/O 都容易遭受来自各种信号源的电瞬态噪声。这些瞬态噪声如果具有足够的幅度和持续时间, 就有可能导致收发器和/或邻近的敏感电路受到损坏。此类隔离器件能够显著地提高保护水平并降低昂贵控制电路受损的风险。


ISO3086T 的规定使用温度范围为  $-40^{\circ}C$  至  $85^{\circ}C$ 。

#### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
ISO3086T	SOIC (16)	10.30mm x 7.50mm

(1) 如需了解所有可用封装, 请参见数据表末尾的可订购产品附录。

典型应用电路



目录

1	特性 .....	1	8	Detailed Description .....	14
2	应用范围 .....	1	8.1	Overview .....	14
3	说明 .....	1	8.2	Functional Block Diagram .....	14
4	修订历史记录 .....	2	8.3	Feature Description .....	15
5	Pin Configuration and Functions .....	3	8.4	Device Functional Modes .....	17
6	Specifications .....	3	9	Application and Implementation .....	20
6.1	Absolute Maximum Ratings .....	3	9.1	Application Information .....	20
6.2	ESD Ratings .....	4	9.2	Typical Application .....	20
6.3	Recommended Operating Conditions .....	4	10	Power Supply Recommendations .....	23
6.4	Thermal Information .....	4	11	Layout .....	23
6.5	Power Rating .....	4	11.1	Layout Guidelines .....	23
6.6	Electrical Characteristics: Driver .....	5	11.2	Layout Example .....	24
6.7	Electrical Characteristics: Receiver .....	5	12	器件和文档支持 .....	25
6.8	Transformer Driver Characteristics .....	5	12.1	文档支持 .....	25
6.9	Supply Current and Common-Mode Transient Immunity .....	6	12.2	社区资源 .....	25
6.10	Switching Characteristics: Driver .....	6	12.3	商标 .....	25
6.11	Switching Characteristics: Receiver .....	6	12.4	静电放电警告 .....	25
6.12	Typical Characteristics .....	7	12.5	Glossary .....	25
7	Parameter Measurement Information .....	10	13	机械、封装和可订购信息 .....	25

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。


Changes from Revision C (July 2011) to Revision D	Page
• 已添加特性项“符合或超过 TIA/EIA-485-A 标准” .....	1
• VDE 标准更改为 DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 .....	1
• 已添加 引脚配置和功能部分, ESD 额定值表, 特性 描述 部分, 器件功能模式, 应用和 实施部分, 电源相关建议部分, 布局部分, 器件和文档支持部分以及机械、封装和可订购信息部分 .....	1

Changes from Revision B (July 2011) to Revision C	Page
• Added Note 1 to the TRANSFORMER DRIVER CHARACTERISTICS table .....	5
• Changed the TRANSFORMER DRIVER CHARACTERISTICS table - $f_{st}$ Test Conditions From: $V_{CC1} = 9V$ To: $V_{CC1} = 2.4$ and Changed the TYP value From: 230 To: 350 kHz .....	6

Changes from Revision A (March 2011) to Revision B	Page
• Deleted the MIN and MAX values from rows, $t_{r_d}$ , $t_{f_D}$ , and $t_{BDM}$ of the TRANSFORMER DRIVER CHARACTERISTICS table .....	6

Changes from Original (January 2011) to Revision A	Page
• 已更改 特性 和 说明 .....	1
• 已将数据表从“产品预览”更改为“量产数据” .....	1
• Added Figure 34 Typical Application Circuit .....	3

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
A	14	I	Non-inverting Receiver Input
B	13	I	Inverting Receiver Input
D1	1	O	Transformer Driver Terminal 1, Open Drain Output
D2	2	O	Transformer Driver Terminal 2, Open Drain Output
D	8	I	Driver Input
DE	7	I	Driver Enable Input
GND1	3	–	Logic-side Ground
GND2	9, 15	–	Bus-side Ground. Both pins are internally connected.
NC	10	–	No Connect. This pin is not connected to any internal circuitry.
R	5	O	Receiver Output
$\overline{RE}$	6	I	Receiver Enable Input. This pin has complementary logic.
V <sub>CC1</sub>	4	–	Logic-side Power Supply
V <sub>CC2</sub>	16	–	Bus-side Power Supply
Y	11	O	Non-inverting Driver Output
Z	12	O	Inverting Driver Output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

See <sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Input supply voltage <sup>(2)</sup>	–0.3	6	V
V <sub>A</sub> , V <sub>B</sub> , V <sub>Y</sub> , V <sub>Z</sub>	Voltage at any bus I/O terminal (A, B, Y, Z)	–9	14	V
V <sub>D1</sub> , V <sub>D2</sub>	Voltage at D1, D2		14	V
V <sub>(TRANS)</sub>	Voltage input, transient pulse through 100Ω, see <a href="#">Figure 27</a> (A, B, Y, Z)	–50	50	V
V <sub>I</sub>	Voltage input at D, DE or $\overline{RE}$ terminal	–0.5	7	V
I <sub>O</sub>	Receiver output current	–10	10	mA
I <sub>D1</sub> , I <sub>D2</sub>	Transformer Driver Output Current		450	mA
T <sub>J</sub>	Maximum junction temperature		170	°C
T <sub>STG</sub>	Storage temperature	–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

## 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	Bus pins and GND1	±6000	V
		Bus pins and GND2	±11000	
		All pins	±4000	
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500		
	Machine model (MM), ANSI/ESDS5.2-1996		±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
$V_{CC1}$ Logic-side supply voltage	3.3 V Operation		3	3.3	3.6	V
	5 V Operation		4.5	5	5.5	
$V_{CC2}$ Bus-side supply voltage			4.5	5	5.5	V
$V_I$ or $V_{IC}$ Voltage at any bus terminal (separately or common-mode)			-7		12	V
$V_{IH}$ High-level input voltage	$\overline{RE}$				$V_{CC1}$	V
	D, DE		0.7 $V_{CC1}$			
$V_{IL}$ Low-level input voltage	$\overline{RE}$		0		0.8	V
	D, DE		0.3 $V_{CC1}$			
$V_{ID}$ Differential input voltage	A with respect to B		-12		12	V
	Dynamic		See Figure 16			
$R_L$ Differential load resistance			54	60		$\Omega$
$I_O$ Output Current	Driver		-60		60	mA
	Receiver		-8		8	
$T_A$ Ambient temperature			-40		85	$^{\circ}\text{C}$
$T_J$ Operating junction temperature			-40		150	$^{\circ}\text{C}$
$1 / t_{UI}$ Signaling Rate					20	Mbps

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		ISO3086T	UNIT
		DW (SOIC)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	80.5	$^{\circ}\text{C}/\text{W}$
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	43.8	$^{\circ}\text{C}/\text{W}$
$R_{\theta JB}$	Junction-to-board thermal resistance	49.7	$^{\circ}\text{C}/\text{W}$
$\Psi_{JT}$	Junction-to-top characterization parameter	13.8	$^{\circ}\text{C}/\text{W}$
$\Psi_{JB}$	Junction-to-board characterization parameter	41.4	$^{\circ}\text{C}/\text{W}$

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Power Rating

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	VALUE	UNIT
$P_D$ Maximum device power dissipation	$V_{CC1} = V_{CC2} = 5.5\text{V}$ , $T_J = 150^{\circ}\text{C}$ , $R_L = 54\Omega$ , $C_L = 50\text{pF}$ (Driver), $C_L = 15\text{pF}$ (Receiver), Input a 10 MHz 50% duty cycle square wave to Driver and Receiver	490	mW

## 6.6 Electrical Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
V <sub>OD</sub>	Differential output voltage magnitude	I <sub>O</sub> = 0 mA, no load		3	4.3	V <sub>CC2</sub>	V	
		R <sub>L</sub> = 54 Ω (RS-485), See Figure 17		1.5	2.3			
		R <sub>L</sub> = 100 Ω (RS-422), See Figure 17		2	2.3			
		V <sub>test</sub> from -7 V to +12 V, See Figure 18		1.5				
Δ V <sub>OD</sub>	Change in magnitude of the differential output voltage	See Figure 17 and Figure 18			-0.2	0	0.2	V
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage	See Figure 19			1	2.6	3	V
ΔV <sub>OC(SS)</sub>	Change in steady-state common-mode output voltage	See Figure 19			-0.1		0.1	V
V <sub>OC(pp)</sub>	Peak-to-peak common-mode output voltage	See Figure 19			0.5			V
I <sub>I</sub>	Input current	D, DE, V <sub>I</sub> at 0 V or V <sub>CC1</sub>			-10		10	μA
I <sub>OZ</sub>	High-impedance state output current, Y or Z pin	V <sub>Y</sub> or V <sub>Z</sub> = 12 V, V <sub>CC2</sub> = 0 V or 5 V, DE = 0 V		Other bus pin at 0 V		1		μA
		V <sub>Y</sub> or V <sub>Z</sub> = -7 V, V <sub>CC2</sub> = 0 V or 5 V, DE = 0 V		Other bus pin at 0 V		-1		
I <sub>OS</sub> <sup>(1)</sup>	Short-circuit output current	-7 V ≤ V <sub>Y</sub> or V <sub>Z</sub> ≤ 12 V		Other bus pin at 0 V		-250	250	mA

(1) This device has thermal shutdown and output current limiting features to protect in short-circuit fault condition.

## 6.7 Electrical Characteristics: Receiver

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
V <sub>IT(+)</sub>	Positive-going input threshold voltage	I <sub>O</sub> = -8 mA		-85	-10	mV		
V <sub>IT(-)</sub>	Negative-going input threshold voltage	I <sub>O</sub> = 8 mA		-200	-115	mV		
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )			30		mV		
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 200 mV, I <sub>O</sub> = -8 mA, See Figure 23		V <sub>CC1</sub> = 3.3 V	V <sub>CC1</sub> -0.4	3.1	V	
				V <sub>CC1</sub> = 5 V	4	4.8		
V <sub>OL</sub>	Low-level output voltage	V <sub>ID</sub> = 200 mV, I <sub>O</sub> = 8 mA, See Figure 23		V <sub>CC1</sub> = 3.3 V	0.15	0.4	V	
				V <sub>CC1</sub> = 5 V	0.15	0.4		
I <sub>O(Z)</sub>	High-impedance state output current	V <sub>O</sub> = 0 or V <sub>CC1</sub> , $\overline{RE}$ = V <sub>CC1</sub>		-1		1	μA	
I <sub>A</sub> , I <sub>B</sub>	Bus input current	V <sub>A</sub> or V <sub>B</sub> = 12 V		Other input at 0 V		40	100	μA
		V <sub>A</sub> or V <sub>B</sub> = 12 V, V <sub>CC2</sub> = 0				60	130	
		V <sub>A</sub> or V <sub>B</sub> = -7 V				-100	-40	
		V <sub>A</sub> or V <sub>B</sub> = -7 V, V <sub>CC2</sub> = 0				-100	-30	
I <sub>IH</sub>	High-level input current, $\overline{RE}$	V <sub>IH</sub> = 2. V		-10		10	μA	
I <sub>IL</sub>	Low-level input current, $\overline{RE}$	V <sub>IL</sub> = 0.8 V		-10		10	μA	
R <sub>ID</sub>	Differential input resistance	A, B		96			kΩ	
C <sub>ID</sub>	Differential input capacitance	V <sub>I</sub> = 0.4 sin(4E6πt) + 0.5 V		7			pF	

## 6.8 Transformer Driver Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>OSC</sub>	V <sub>CC1</sub> = 5 V ± 10%, D1 and D2 connected to transformer	350	450	610	kHz
	V <sub>CC1</sub> = 3.3 V ± 10%, D1 and D2 connected to transformer	300	400	550	
R <sub>ON</sub>	D1 and D2 connected to 50Ω pull-up resistors	1		2.5	Ω

### Transformer Driver Characteristics (continued)

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r,D</sub>	D1, D2 output rise time	V <sub>CC1</sub> = 5 V ± 10%, see Figure 29, <sup>(1)</sup>		80		ns
		V <sub>CC1</sub> = 3.3 V ± 10%, see Figure 29, <sup>(1)</sup>		70		
t <sub>f,D</sub>	D1, D2 output fall time	V <sub>CC1</sub> = 5 V ± 10%, see Figure 29, <sup>(1)</sup>		55		ns
		V <sub>CC1</sub> = 3.3 V ± 10%, see Figure 29, <sup>(1)</sup>		80		
f <sub>St</sub>	Startup frequency	V <sub>CC1</sub> = 2.4 V, D1 and D2 connected to transformer		350		kHz
t <sub>BBM</sub>	Break before make time delay	V <sub>CC1</sub> = 5 V ± 10%, see Figure 29, <sup>(1)</sup>		38		ns
		V <sub>CC1</sub> = 3.3 V ± 10%, see Figure 29, <sup>(1)</sup>		140		

(1) D1 and D2 connected to 50Ω pull-up resistors

### 6.9 Supply Current and Common-Mode Transient Immunity

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CC1</sub> <sup>(1)</sup>	Logic-side quiescent supply current	DE and $\overline{RE}$ = 0 V or V <sub>CC1</sub> (Driver and Receiver Enabled or Disabled), D = 0 V or V <sub>CC1</sub> , No load	V <sub>CC1</sub> = 3.3 V ± 10%	5	8	mA
			V <sub>CC1</sub> = 5 V ± 10%	7	12	
I <sub>CC2</sub> <sup>(1)</sup>	Bus-side quiescent supply current	$\overline{RE}$ = 0 V or V <sub>CC1</sub> , DE = 0 V (driver disabled), No load		10	15	mA
		$\overline{RE}$ = 0 V or V <sub>CC1</sub> , DE = V <sub>CC1</sub> (driver enabled), D = 0 V or V <sub>CC1</sub> , No Load		10	15	
CMTI	Common-mode transient immunity	See Figure 28, V <sub>I</sub> = V <sub>CC1</sub> or 0 V	25	50		kV/μs

(1) I<sub>CC1</sub> and I<sub>CC2</sub> are measured when device is connected to external power supplies, V<sub>CC1</sub> and V<sub>CC2</sub>. In this case, D1 and D2 are open and disconnected from external transformer.

### 6.10 Switching Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	See Figure 20		25	45	ns
PWD <sup>(1)</sup>	Pulse width distortion ( t <sub>PHL</sub> – t <sub>PLH</sub>  )			1	7.5	
t <sub>r</sub> , t <sub>f</sub>	Differential output signal rise time and fall time			7	15	
t <sub>PZH</sub> , t <sub>PHZ</sub>	Propagation delay, high-impedance-to-high-level output, Propagation delay, high-level-to-high-impedance output	See Figure 21 DE at 0 V		25	55	ns
t <sub>PLZ</sub> , t <sub>PZL</sub>	Propagation delay, low-level to high-impedance output, Propagation delay, high-impedance to low-level output	See Figure 22, DE at 0 V		25	55	ns

(1) Also known as pulse skew

### 6.11 Switching Characteristics: Receiver

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay	See Figure 24		103	125	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> – t <sub>PLH</sub>  )			3	15	
t <sub>r</sub> , t <sub>f</sub>	Output signal rise and fall time			1		
t <sub>PHZ</sub> , t <sub>PZH</sub>	Propagation delay, high-level to high-impedance output Propagation delay, high-impedance to high-level output	See Figure 25, DE at 0 V		11	22	ns
t <sub>PLZ</sub> , t <sub>PZL</sub>	Propagation delay, low-level to high-impedance output Propagation delay, high-impedance to low-level output	See Figure 26, DE at 0 V		11	22	

### 6.12 Typical Characteristics




Figure 1. Supply Current vs Signaling Rate (No Load)




Figure 2. Supply Current vs Signaling Rate (With Load)




Figure 3. Driver Propagation Delay vs Free-Air Temperature




Figure 4. Driver Propagation Delay vs Free-Air Temperature




Figure 5. Receiver Propagation Delay vs Free-Air Temperature




Figure 6. Receiver Propagation vs Free-Air Temperature

Typical Characteristics (continued)




Figure 7. Driver Rise, Fall Time vs Free-Air Temperature




Figure 8. Driver Rise, Fall Time vs Free-Air Temperature




Figure 9. Receiver Rise, Fall Time vs Free-Air Temperature




Figure 10. Receiver Rise, Fall Time vs Free-Air Temperature




Figure 11. Driver Differential Output Voltage vs Load Current




Figure 12. Receiver High-Level Output Current vs High-Level Output Voltage



Typical Characteristics (continued)




Figure 13. Receiver Low-Level Output Current vs Low-Level Output Voltage




Figure 14. Input Bias Current vs Bus Input Voltage




Figure 15. Differential Output Voltage vs Free-Air Temperature




Figure 16. Recommended Minimum Differential Input Voltage vs Signaling Rate

## 7 Parameter Measurement Information




Figure 17. Driver  $V_{OD}$  Test and Current Definitions






Figure 18. Driver  $V_{OD}$  With Common-Mode Loading Test Circuit



Input Generator PRR= 100 kHz, 50% duty cycle,  $t_r < 6\text{ns}$ ,  $t_f < 6\text{ns}$ ,  $Z_0 = 50\Omega$

Figure 19. Test Circuit and Waveform Definitions For The Driver Common-Mode Output Voltage





Figure 20. Driver Switching Test Circuit and Voltage Waveforms





Figure 21. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms

Parameter Measurement Information (continued)




Figure 22. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveform




Figure 23. Receiver Voltage and Current Definitions




Figure 24. Receiver Switching Test Circuit and Waveforms




Figure 25. Receiver Enable Test Circuit and Waveforms, Data Output High

Parameter Measurement Information (continued)




Figure 26. Receiver Enable Test Circuit and Waveforms, Data Output Low




Figure 27. Transient Over-Voltage Test Circuit





Figure 28. Common-Mode Transient Immunity Test Circuit

**Parameter Measurement Information (continued)**



**Figure 29. Transition Times and Break-Before-Make Time Delay for D1, D2 Outputs**

## 8 Detailed Description


### 8.1 Overview

ISO3086T is an isolated full-duplex differential transceiver with integrated transformer driver. The integrated transformer driver supports elegant secondary power supply design. This device is rated to provide galvanic isolation up to 4242  $V_{PK}$  per VDE and 2500  $V_{RMS}$  per UL. It has active-high driver enable and active-low receiver enable to control the data flow. It is suitable for data transmission up to 20 Mbps.

When the driver enable pin, DE, is logic high, the differential outputs Y and Z follow the logic states at data input D. A logic high at D causes Y to turn high and Z to turn low. In this case the differential output voltage defined as  $V_{OD} = V_{(Y)} - V_{(Z)}$  is positive. When D is low, the output states reverse, Z turns high, Y becomes low, and  $V_{OD}$  is negative. When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pulldown resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pullup resistor to  $V_{CC}$ , thus, when left open while the driver is enabled, output Y turns high and Z turns low.

When the receiver enable pin,  $\overline{RE}$ , is logic low, the receiver is enabled. When the differential input voltage defined as  $V_{ID} = V_{(A)} - V_{(B)}$  is positive and higher than the positive input threshold,  $V_{IT+}$ , the receiver output, R, turns high. When  $V_{ID}$  is negative and lower than the negative input threshold,  $V_{IT-}$ , the receiver output, R, turns low. If  $V_{ID}$  is between  $V_{IT+}$  and  $V_{IT-}$  the output is indeterminate. When  $\overline{RE}$  is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of  $V_{ID}$  are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Insulation and Safety Related Specifications for 16 DW Package

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance <sup>(1)</sup> )	Shortest terminal to terminal distance through air	8			mm
L(I02)	Minimum external tracking (Creepage <sup>(1)</sup> )	Shortest terminal to terminal distance across the package surface	8			mm
CTI	Comparative Tracking Index (Tracking resistance)	DIN EN 60112 (VDE 0303-11); IEC 60112	400			V
DTI	Distance through the insulation	Minimum Internal Gap (Internal Clearance)	0.008			mm
R <sub>IO</sub>	Isolation resistance	Input to output, V <sub>IO</sub> = 500 V, all pins on each side of the barrier tied together creating a two-terminal device, T <sub>A</sub> = 25 °C		>10 <sup>12</sup>		Ω
C <sub>IO</sub>	Barrier capacitance Input to output	V <sub>IO</sub> = V <sub>CC</sub> /2 + 0.4 sin(2πft), f = 1 MHz, V <sub>CC</sub> = 5 V		2		pF
C <sub>I</sub>	Input capacitance to ground	V <sub>I</sub> = 0.4 sin(2πft), f = 1 MHz		2		pF

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

#### 8.3.1.1 IEC 60664-1 Ratings Table

PARAMETER	TEST CONDITIONS	SPECIFICATION
Material group		II
Overvoltage category / Installation classification for basic insulation	Rated mains voltage ≤ 150 V <sub>RMS</sub>	I-IV
	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I-III

#### 8.3.1.2 DIN V VDE V 0884-10 Insulation Characteristics<sup>(1)</sup>

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SPECIFICATION	UNIT
V <sub>IORM</sub>	Maximum working isolation voltage	566	V <sub>PK</sub>
V <sub>PR</sub>	Input to output test voltage	Method b1, V <sub>PR</sub> = V <sub>IORM</sub> × 1.875, 100% Production test with t = 1 s, Partial discharge < 5 pC	1062
		Method a, After environmental tests subgroup 1, V <sub>PR</sub> = V <sub>IORM</sub> × 1.6, t = 10 s, Partial discharge < 5pC	906
		After Input/Output Safety Test Subgroup 2/3, V <sub>PR</sub> = V <sub>IORM</sub> × 1.2, t = 10 s, Partial discharge < 5 pC	680
V <sub>IOTM</sub>	Maximum transient isolation voltage	t = 60 s (Qualification) t = 1 s (100% Production)	4242
V <sub>IOSM</sub>	Maximum surge isolation voltage	Tested per IEC 60065, 1.2/50 μs waveform, V <sub>TEST</sub> = 1.3 × V <sub>IOSM</sub> = 4000 V <sub>PK</sub> (Qualification Test)	3077
R <sub>S</sub>	Isolation resistance	V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150 °C	> 10 <sup>9</sup>
	Pollution degree		2

(1) Climatic Classification 40/125/21

**8.3.1.3 Regulatory Information**

VDE	CSA	UL
Certified according to DIN V VDE V 0884-10(VDE V 0884-10):2006-12 and DIN EN 61010-1 (VDE 0411-1)	Approved according to CSA Component Acceptance Notice 5A, IEC 60959-1 and IEC 61010-1	Approved under UL 1577 Component Recognition Program
Basic Insulation Maximum Transient Isolation Voltage, 4242 V <sub>PK</sub> Maximum Surge Isolation Voltage, 3077 V <sub>PK</sub> Maximum Working Isolation Voltage, 566 V <sub>PK</sub>	3000 V <sub>RMS</sub> Isolation Rating; Reinforced insulation per CSA 61010-1-04 and IEC 61010-1 2nd Ed. 150 V <sub>RMS</sub> working voltage; Basic insulation per CSA 61010-1-04 and IEC 61010-1 2nd Ed. 600 V <sub>RMS</sub> working voltage; Basic insulation per CSA 60950-1-07 and IEC 60950-1 2nd Ed. 760 V <sub>RMS</sub> working voltage	Single Protection, 2500 V <sub>RMS</sub> <sup>(1)</sup>
Certificate Number: 40016131	Master Contract Number: 220991	File Number: E181974


(1) Production tested ≥ 3000 V<sub>RMS</sub> for 1 second in accordance with UL 1577.

**8.3.1.4 Safety Limiting Values**

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply. Without current limiting, sufficient power is dissipated to overheat the die and damage the isolation barrier—potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
I <sub>S</sub>	Safety input, output, or supply current	DW-16	θ <sub>JA</sub> = 80.5°C/W, V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 170°C, T <sub>A</sub> = 25°C			327	mA
T <sub>S</sub>	Maximum safety temperature					150	°C

The safety-limiting constraint is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Characteristics table is that of a device installed on a High-K Test Board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.



**Figure 30. Thermal Derating Curve per VDE**



## 8.4 Device Functional Modes

Table 1 and Table 2 are the function tables for the ISO3086T driver and receiver.

**Table 1. Driver Function Table<sup>(1)</sup>**

INPUT	ENABLE	OUTPUTS	
(D)	(DE)	Y	Z
H	H	H	L
L	H	L	H
X	L	hi-Z	hi-Z
X	OPEN	hi-Z	hi-Z
OPEN	H	H	L

(1) H = High Level, L = Low Level, X = Don't Care, hi-Z = High Impedance (off)

**Table 2. Receiver Function Table<sup>(1)</sup>**

DIFFERENTIAL INPUT $V_{ID} = (V_A - V_B)$	ENABLE ( $\overline{RE}$ )	OUTPUT (R)
$-0.01\text{ V} \leq V_{ID}$	L	H
$-0.2\text{ V} < V_{ID} < -0.01\text{ V}$	L	?
$V_{ID} \leq -0.2\text{ V}$	L	L
X	H	hi-Z
X	OPEN	hi-Z
Open circuit	L	H
Short Circuit	L	H
Idle (terminated) bus	L	H

(1) H = High Level, L = Low Level, X = Don't Care, hi-Z = High Impedance (Off), ? = Indeterminate

8.4.1 Device I/O Schematics




Figure 31. Equivalent Circuit Schematics




Figure 32. Equivalent Circuit Schematics


## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


### 9.1 Application Information

The ISO308T consists of an RS-485 transceiver commonly used for asynchronous data transmissions. Full-duplex implementation requires two signal pairs (four wires), and allows each node to transmit data on one pair while simultaneously receiving data on the other pair. To eliminate line reflections, each cable end is terminated with a termination resistor,  $R(T)$ , whose value matches the characteristic impedance,  $Z_0$ , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.



**Figure 33. Half-Duplex Transceiver Configurations**

### 9.2 Typical Application



**Figure 34. Typical Application Circuit**

## Typical Application (continued)

### 9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

**Table 3. Design Parameters**

PARAMETER	VALUE
Pullup and Pulldown Resistors	1 kΩ to 10 kΩ
Decoupling Capacitors	100 nF

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Transient Voltages

Isolation of a circuit insulates it from other circuits and earth so that noise develops across the insulation rather than circuit components. The most common noise threat to data-line circuits is voltage surges or electrical fast transients that occur after installation and the transient ratings of the ISO3086T are sufficient for all but the most severe installations. However, some equipment manufacturers use their ESD generators to test transient susceptibility of their equipment and can easily exceed insulation ratings. ESD generators simulate static discharges that may occur during device or equipment handling with low-energy but very high voltage transients.

Figure 35 models the ISO3086T bus IO connected to a noise generator.  $C_{IN}$  and  $R_{IN}$  is the device and any other stray or added capacitance or resistance across the A or B pin to GND2,  $C_{ISO}$  and  $R_{ISO}$  is the capacitance and resistance between GND1 and GND2 of the ISO3086T plus those of any other insulation (transformer, etc.), and we assume stray inductance negligible. From this model, the voltage at the isolated bus return is shown in Equation 1 and will always be less than 16 V from  $V_N$ .

$$V_{GND2} = V_N \frac{Z_{ISO}}{Z_{ISO} + Z_{IN}} \quad (1)$$

If the ISO3086T are tested as a stand-alone device,  $R_{IN} = 6 \times 10^4 \Omega$ ,  $C_{IN} = 16 \times 10^{-12} \text{ F}$ ,  $R_{ISO} = 10^9 \Omega$  and  $C_{ISO} = 10^{-12} \text{ F}$ .

In Figure 35 the resistor ratio determines the voltage ratio at low frequency and it is the inverse capacitance ratio at high frequency. In the stand-alone case and for low frequency, use Equation 2, or essentially all of noise appears across the barrier.

$$\frac{V_{GND2}}{V_N} = \frac{R_{ISO}}{R_{ISO} + R_{IN}} = \frac{10^9}{10^9 + 6 \times 10^4} \quad (2)$$

At very high frequency, Equation 3 is true, and 94% of  $V_N$  appears across the barrier.

$$\frac{V_{GND2}}{V_N} = \frac{\frac{1}{C_{ISO}}}{\frac{1}{C_{ISO}} + \frac{1}{C_{IN}}} = \frac{1}{1 + \frac{C_{ISO}}{C_{IN}}} = \frac{1}{1 + \frac{1}{16}} = 0.94 \quad (3)$$

As long as  $R_{ISO}$  is greater than  $R_{IN}$  and  $C_{ISO}$  is less than  $C_{IN}$ , most of transient noise appears across the isolation barrier, as it should.

TI recommends not testing equipment transient susceptibility with ESD generators or consider product claims of ESD ratings above the barrier transient ratings of an isolated interface. ESD is best managed through recessing or covering connector pins in a conductive connector shell and installer training.




Figure 35. Noise Model

### 9.2.3 Application Curve

At maximum working voltage, ISO3086T isolation barrier has more than 28 years of life.




Figure 36. Time-Dependent Dielectric Breakdown Test Results

## 10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, TI recommends a 0.1- $\mu$ F bypass capacitor at input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. This device is used in applications where only a single primary-side power supply is available. Isolated power can be generated for the secondary-side with the help of integrated transformer driver.

## 11 Layout

### 11.1 Layout Guidelines

ON-chip IEC-ESD protection is good for laboratory and portable equipment but never sufficient for EFT and surge transients occurring in industrial environments. Therefore, robust and reliable bus node design requires the use of external transient protection devices. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3-MHz to 3-GHz, high-frequency layout techniques must be applied during PCB design. A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 37](#)).

- Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane, and low-frequency signal layer.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.
- Place the protection circuitry close to the bus connector to prevent noise transients from penetrating your board.
- Use  $V_{CC}$  and ground planes to provide low-inductance. High-frequency currents might follow the path of least inductance and not necessarily the path of least resistance.
- Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- Apply 0.1- $\mu$ F bypass capacitors as close as possible to the  $V_{CC}$ -pins of transceiver, UART, and controller ICs on the board.
- Use at least two vias for  $V_{CC}$  and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
- Use 1-k $\Omega$  to 10-k $\Omega$  pullup and pulldown resistors for enable lines to limit noise currents in these lines during transient events.
- Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.
- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.

If an additional supply voltage plane or signal layer is needed, add a second power and ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.


---

#### NOTE

For detailed layout recommendations, see Application Note *Digital Isolator Design Guide*, [SLLA284](#).

---

## 11.2 Layout Example



**Figure 37. Recommended Layer Stack**



## 12 器件和文档支持

### 12.1 文档支持

#### 12.1.1 相关文档

相关文档请参见以下部分：

- 《隔离式、全双工、20Mbps、3.3V 至 5V RS-485 接口》（文献编号：[SLUU469](#)）
- 《数字隔离器设计指南》（文献编号：[SLLA284](#)）
- 《隔离相关术语》（文献编号：[SLLA353](#)）

### 12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO3086TDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3086T	<a href="#">Samples</a>
ISO3086TDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ISO3086T	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO3086TDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO3086TDWR	SOIC	DW	16	2000	350.0	350.0	43.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
ISO3086TDW	DW	SOIC	16	40	506.98	12.7	4826	6.6

## GENERIC PACKAGE VIEW


**DW 16**

**SOIC - 2.65 mm max height**

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224780/A




# DW0016B

# PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4221009/B 07/2016

### NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.




# EXAMPLE BOARD LAYOUT


DW0016B

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:4X



SOLDER MASK DETAILS

4221009/B 07/2016

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司