

# DACx750 适用于 4-20mA 电流环路应用的单通道、12 位和 16 位可编程电流输出数模转换器

## 1 特性

- 电流输出选项：
  - 0mA 至 24mA
  - 4mA 至 20mA
  - 0mA 至 20mA
- $\pm 0.1\%$  FSR 典型总体未调误差 (TUE)
- DNL :  $\pm 1$ LSB 最大值
- 最大环路合规性电压 :  $AVDD - 2V$
- 内部 5V 基准 : 10ppm/ $^{\circ}C$  (最大值)
- 4.6V 内部电源输出
- CRC 帧错误校验
- 看门狗计时器
- 热警报
- 开路警报
- 用于监控输出电流的引脚
- 片上故障警报
- 针对偏移和增益的用户校准
- 宽温度范围 :  $-40^{\circ}C$  至  $125^{\circ}C$
- 封装 : 6mm  $\times$  6mm 40 引脚 VQFN 和 24 引脚 HTSSOP

## 2 应用

- 模拟输出模块
- CPU ( PLC 控制器 )
- 流量变送器
- 其他传感器变送器
- 传动器
- 过程分析 ( pH、气体、浓度、力和湿度 )

## 3 说明


DAC7750 和 DAC8750 (DACx750) 是完全集成的低成本、精密 12 位和 16 位数模转换器 (DAC), 旨在满足工业过程控制应用的要求。这些器件经编程可提供范围介于 4-20mA、0-20mA 或 0-24mA 的电流输出。DACx750 包括可靠性功能, 例如 SPI 帧上的 CRC 错误校验、看门狗计时器、开路、合规电压和热警报。此外, 可通过访问一个内部高精度电阻器来监控输出电流。

这些器件包括一个上电复位功能, 以确保器件在某个已知状态 ( IOUT 被禁用并且处于高阻抗状态 ) 上电。如果输出被启用, CLR 引脚将电流输出设定为低电平。对零和增益寄存器进行编程, 以便对终端系统内的器件进行数字校准。输出转换率也可通过寄存器进行编程。这些器件可以在电流输出上叠加外部 HART<sup>®</sup> 信号, 并采用 10V 至 36V 电源供电。

### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 (标称值)
DACx750	HTSSOP (24)	7.80mm $\times$ 4.40mm
	VQFN (40)	6.00mm $\times$ 6.00mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。



方框图



## Table of Contents

1 特性.....	1	8.3 Feature Description.....	21
2 应用.....	1	8.4 Device Functional Modes.....	28
3 说明.....	1	8.5 Programming.....	32
4 Revision History.....	2	8.6 Register Maps.....	34
5 Device Comparison Table.....	4	<b>9 Application and Implementation.....</b>	<b>37</b>
6 Pin Configuration and Functions.....	4	9.1 Application Information.....	37
7 Specifications.....	6	9.2 Typical Application.....	39
7.1 Absolute Maximum Ratings.....	6	<b>10 Power Supply Recommendations.....</b>	<b>42</b>
7.2 ESD Ratings.....	6	<b>11 Layout.....</b>	<b>42</b>
7.3 Recommended Operating Conditions.....	6	11.1 Layout Guidelines.....	42
7.4 Thermal Information.....	7	11.2 Layout Example.....	43
7.5 Electrical Characteristics.....	7	<b>12 Device and Documentation Support.....</b>	<b>44</b>
7.6 Electrical Characteristics: AC.....	10	12.1 Documentation Support.....	44
7.7 Timing Requirements: Write Mode.....	10	12.2 接收文档更新通知.....	44
7.8 Timing Requirements: Readback Mode.....	10	12.3 支持资源.....	44
7.9 Timing Diagrams.....	11	12.4 Trademarks.....	44
7.10 Typical Characteristics.....	12	12.5 Electrostatic Discharge Caution.....	44
<b>8 Detailed Description.....</b>	<b>20</b>	12.6 术语表.....	44
8.1 Overview.....	20	<b>13 Mechanical, Packaging, and Orderable Information.....</b>	<b>44</b>
8.2 Functional Block Diagram.....	20		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision C (January 2018) to Revision D (December 2021)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• Changed <i>Loop compliance voltage</i> to <i>Reference input voltage</i> , and <i>Reference input voltage</i> to <i>External reference current</i> in <i>Recommended Operating Conditions</i> .....	6
• Changed <i>Digital input low voltage</i> test condition upper limit from 2.6 V to 3.6 V in <i>Recommended Operating Conditions</i> .....	6
• Deleted <i>Timing Requirements: Daisy-Chain Mode</i> section and <i>Daisy-Chain Mode Timing</i> figure.....	11
• Deleted <i>Power-Supply Sequence</i> section; content moved to <i>Power Supply Recommendations</i> section.....	22
• Deleted daisy-chain operation content from <i>Watchdog Timer</i> section.....	24
• Deleted <i>The DACx750 Shares the SPI Bus With Other Devices</i> subsection from <i>Watchdog Timer</i> section.....	24
• Deleted daisy-chain operation from <i>Frame Error Checking</i> section.....	24
• Added CRC fault reset command of 0x96 to <i>Frame Error Checking</i> section.....	24
• Deleted <i>The DACx750 Shares the SPI Bus With Other Devices</i> subsection.....	24
• Changed duplicated 010 step-size from 0.125 to 0.25 in Table 8-3, <i>Slew Rate Step-Size Options</i> .....	26
• Added CRC fault reset command to Table 8-8, <i>Write Address Functions</i> .....	32
• Deleted <i>Daisy-Chain Operation</i> section.....	33
• Added <i>Multiple Devices on the Bus</i> section.....	33
• Changed Table 8-11 to delete daisy-chain operation and add CRC fault reset.....	34
• Changed <i>DCEN</i> to <i>Reserved</i> for DB3 in <i>Control Register</i> table.....	34
• Deleted text stating CAP2 pin is only available for the 40-pin VQFN package.....	37
• Added series resistance for supply and corrected HART-IN capacitance for Figure 9-3.....	39
• Added content from deleted <i>Power-Supply Sequence</i> section to <i>Power Supply Recommendations</i> section.....	42
• Added fast supply ramp and series resistance content to <i>Power-Supply Recommendations</i> .....	42
• Added power supply series resistance to Figure 11-1, <i>Layout Example</i> .....	43
<hr/>	
Changes from Revision B (June 2016) to Revision C (January 2018)	Page
• Added last paragraph to <i>User Calibration</i> section.....	25

- 
- Added last paragraph to *Programmable Slew Rate* section..... [26](#)
-

## 5 Device Comparison Table

PRODUCT	RESOLUTION	TUE (FSR)	DIFFERENTIAL NONLINEARITY (LSB)
DAC8750	16	0.2%	±1
DAC7750	12	0.2%	±1

## 6 Pin Configuration and Functions




图 6-1. RHA Package, 40-Pin VQFN, Top View




图 6-2. PWP Package, 24-Pin HTSSOP, Top View

**表 6-1. Pin Functions**

NAME	PIN		TYPE	DESCRIPTION
	RHA (VQFN)	PWP (HTSSOP)		
ALARM	2	3	Digital output	Alarm pin. Open drain output. External pullup resistor required (10 k $\Omega$ ). The pin goes low (active) when the $\overline{\text{ALARM}}$ condition is detected (open circuit, over temperature, timeout, and so on).
AVDD	36	24	Supply input	Positive analog power supply.
BOOST	27	20	Analog output	Boost pin. External transistor connection (optional).
CAP1	28	21	Analog input	Connection for output filtering capacitor (optional).
CAP2	29	22	Analog input	Connection for output filtering capacitor (optional).
CLR	5	6	Digital input	Clear input. Logic high on this pin causes the part to enter CLEAR state. Active high.
DIN	8	9	Digital input	Serial data input. Data are clocked into the 24-bit input shift register on the rising edge of the serial clock input. Schmitt-Trigger logic input.
DVDD	39	2	Supply input or output	Digital power supply. Can be input or output, depending on DVDD-EN pin.
DVDD-EN	23	16	Digital input	Internal power-supply enable pin. Connect this pin to GND to disable the internal supply, or leave this pin unconnected to enable the internal supply. When this pin is connected to GND, an external supply must be connected to the DVDD pin.
GND	12, 13, 14, 15, 37	1, 11, 12	Supply input	Ground reference point for all analog circuitry of the device.
GND	3, 4	4, 5	Supply input	Ground reference point for all digital circuitry of the device.
HART-IN	24	17	Analog input	Input pin for HART modulation.
IOUT	26	19	Analog output	Current output pin
ISSET-R	16	13	Analog input	Connection pin for external precision resistor (15 k $\Omega$ ). See <a href="#"># 8</a> of this data sheet.
LATCH	6	7	Digital input	Load DAC registers input. A rising edge on this pin loads the input shift register data into the DAC data and control registers and updates the DAC output.
NC	1, 10, 11, 19, 20, 21, 22, 30, 31, 32, 33, 34, 35, 38, 40	23	—	No connection.
R3-SENSE	25	18	Analog output	This pin is used as a monitoring feature for the output current. The voltage measured between the R3-SENSE pin and the BOOST pin is directly proportional to the output current.
REFOUT	17	14	Analog output	Internal reference output. Connects to REFIN when using internal reference.
REFIN	18	15	Analog input	Reference input
SCLK	7	8	Digital input	Serial clock input of the SPI. Data can be transferred at rates up to 30 MHz. Schmitt-Trigger logic input.
SDO	9	10	Digital output	Serial data output. Data are valid on the rising edge of SCLK.
Thermal Pad	—	—	Supply input	The thermal pad is internally connected to GND. For enhanced thermal performance, thermally connect the pad to a copper plane. The pad can be electrically connected to the same potential as the GND pin or left electrically unconnected provided a supply connection is made at the GND pin.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	AVDD to GND	- 0.3	40	V
	DVDD to GND	- 0.3	6	V
	IOUT to GND	- 0.3	AVDD	V
	REFIN to GND	- 0.3	6	V
	REFOUT to GND	- 0.3	6	V
	ALARM to GND	- 0.3	6	V
	Digital input voltage to GND	- 0.3	DVDD + 0.3	V
	SDO to GND	- 0.3	DVDD + 0.3	V
	Current into REFOUT		10	mA
	Operating temperature	- 40	125	°C
T <sub>J</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	- 65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>ESD</sub>	Electrostatic discharge <sup>(1)</sup>	Human body model (HBM) ESD stress voltage <sup>(2)</sup>	±3000	V
		Charged device model (CDM) ESD stress voltage <sup>(3)</sup>	±1000	

- (1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.
- (2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

### 7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
AVDD	Analog supply voltage	10		36	V
DVDD	Digital supply voltage	2.7		5.5	V
	Reference input voltage	4.95		5.05	V
	External reference current		30		μA
	Loop compliance voltage (output = 24 mA) <sup>(1)</sup>			AVDD - 2	V
VIH	Digital input high voltage	2			V
VIL	Digital Input low voltage	3.6 V < AVDD < 5.5 V		0.8	V
		2.7 V < AVDD < 3.6 V		0.6	
	Specified performance temperature	- 40		125	°C

- (1) Loop compliance voltage is defined as the voltage at the IOUT pin

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DAC7750, DAC8750		UNIT
		RHA (VQFN)	PWP (HTSSOP)	
		40 PINS	24 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	32.9	32.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	17.2	14.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	7.5	12.2	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.2	0.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	7.5	12	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.4	0.63	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

at AVDD = 10 V to 36 V, GND = 0 V, REFIN = 5 V external, DVDD = 2.7 V to 5.5 V, and all specifications are from -40°C to +125°C (unless otherwise noted); for IOU<sub>T</sub>, R<sub>L</sub> = 300 Ω; typical specifications are at 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>CURRENT OUTPUT</b>						
Current output	RANGE bits = 111	0		24	mA	
	RANGE bits = 110	0		20		
	RANGE bits = 101	4		20		
Resolution	DAC8750	16			Bits	
	DAC7750	12				
<b>CURRENT OUTPUT ACCURACY (0 mA TO 20 mA AND 0 mA TO 24 mA)<sup>(1)</sup></b>						
Total unadjusted error, TUE	T <sub>A</sub> = -40°C to +125°C	-0.2%		0.2%	FSR	
	T <sub>A</sub> = -40°C to +85°C	-0.16%		0.16%		
	T <sub>A</sub> = 25°C	-0.08%	±0.02%	0.08%		
Differential nonlinearity, DNL	Monotonic			±1	LSB	
Relative accuracy, INL <sup>(3)</sup>	T <sub>A</sub> = -40°C to +125°C			±0.08%	FSR	
	T <sub>A</sub> = -40°C to +85°C			±0.024%		
Offset error	T <sub>A</sub> = -40°C to +125°C	-0.17%		0.17%	FSR	
	T <sub>A</sub> = -40°C to +85°C	-0.1%		0.1%		
	T <sub>A</sub> = 25°C	-0.07%	±0.01%	0.07%		
Offset error temperature coefficient			±5		ppm FSR/°C	
Full-scale error	T <sub>A</sub> = -40°C to +125°C	-0.2%		0.2%	FSR	
	T <sub>A</sub> = -40°C to +85°C	-0.16%		0.16%		
	T <sub>A</sub> = 25°C	-0.08%	±0.015%	0.08%		
Full-scale error temperature coefficient	Internal R <sub>SET</sub>		±5		ppm FSR/°C	
	External R <sub>SET</sub>		±10			
Gain error	Internal R <sub>SET</sub>	T <sub>A</sub> = -40°C to +125°C	-0.2%		0.2%	FSR
		T <sub>A</sub> = -40°C to +85°C	-0.15%		0.15%	
		T <sub>A</sub> = 25°C	-0.08%	±0.01%	0.08%	
	External R <sub>SET</sub>	T <sub>A</sub> = -40°C to +125°C	-0.17%		0.17%	
		T <sub>A</sub> = -40°C to +85°C	-0.12%		0.12%	
		T <sub>A</sub> = 25°C	-0.05%	±0.01%	0.05%	
Gain error temperature coefficient	Internal R <sub>SET</sub>		±3		ppm FSR/°C	
	External R <sub>SET</sub>		±8			
Output current drift vs time	T <sub>A</sub> = 125°C, 1000 hrs	Internal R <sub>SET</sub>		±50	ppm FSR	
		External R <sub>SET</sub>		±25		

## 7.5 Electrical Characteristics (continued)

at AVDD = 10 V to 36 V, GND = 0 V, REFIN = 5 V external, DVDD = 2.7 V to 5.5 V, and all specifications are from -40°C to +125°C (unless otherwise noted); for IOOUT, R<sub>L</sub> = 300 Ω; typical specifications are at 25°C

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>CURRENT OUTPUT ACCURACY (4 mA TO 20 mA)<sup>(1)</sup></b>						
Total unadjusted error, TUE	Internal R <sub>SET</sub>	T <sub>A</sub> = -40°C to +125°C	-0.25%		0.25%	FSR
		T <sub>A</sub> = 25°C	-0.08%	±0.02%	0.08%	
	External R <sub>SET</sub>	T <sub>A</sub> = -40°C to +125°C	-0.29%		0.29%	
		T <sub>A</sub> = -40°C to +85°C	-0.25%		0.25%	
		T <sub>A</sub> = 25°C	-0.1%	±0.02%	0.1%	
Differential nonlinearity, DNL	Monotonic				±1	LSB
Relative accuracy, INL <sup>(3)</sup>	T <sub>A</sub> = -40°C to +125°C				±0.08%	FSR
	T <sub>A</sub> = -40°C to +85°C				±0.024%	
Offset error	Internal R <sub>SET</sub>	T <sub>A</sub> = -40°C to +125°C	-0.22%		0.22%	FSR
		T <sub>A</sub> = -40°C to +85°C	-0.2%		0.2%	
	External R <sub>SET</sub>	T <sub>A</sub> = -40°C to +125°C	-0.2%		0.2%	
		T <sub>A</sub> = -40°C to +85°C	-0.18%		0.18%	
	Internal and external R <sub>SET</sub> , T <sub>A</sub> = 25°C		-0.07%	±0.01%	0.07%	
Offset error temperature coefficient				±3		ppm FSR/°C
Full-scale error	Internal R <sub>SET</sub>	T <sub>A</sub> = -40°C to +125°C	-0.25%		0.25%	FSR
		T <sub>A</sub> = 25°C	-0.08%	±0.015%	0.08%	
	External R <sub>SET</sub>	T <sub>A</sub> = -40°C to +125°C	-0.29%		0.29%	
		T <sub>A</sub> = -40°C to +85°C	-0.25%		0.25%	
		T <sub>A</sub> = 25°C	-0.1%	±0.015%	0.1%	
Full-scale error temperature coefficient	Internal R <sub>SET</sub>			±5	ppm FSR/°C	
	External R <sub>SET</sub>			±10		
Gain error	Internal R <sub>SET</sub>	T <sub>A</sub> = -40°C to +125°C	-0.2%		0.2%	FSR
		T <sub>A</sub> = -40°C to +85°C	-0.15%		0.15%	
		T <sub>A</sub> = 25°C	-0.08%	±0.01%	0.08%	
	External R <sub>SET</sub>	T <sub>A</sub> = -40°C to +125°C	-0.16%		0.16%	
		T <sub>A</sub> = -40°C to +85°C	-0.12%		0.12%	
		T <sub>A</sub> = 25°C	-0.05%	±0.01%	0.05%	
Gain error temperature coefficient	Internal R <sub>SET</sub>			±3	ppm FSR/°C	
	External R <sub>SET</sub>			±8		
Output current drift vs time	T <sub>A</sub> = 125°C, 1000 hrs	Internal R <sub>SET</sub>			±50	ppm FSR
		External R <sub>SET</sub>			±75	
<b>CURRENT OUTPUT STAGE<sup>(2)</sup></b>						
Loop compliance voltage <sup>(4)</sup>	Output = 24 mA				AVDD - 2	V
Inductive load <sup>(5)</sup>				50		mH
DC PSRR					1	μA/V
Output impedance	Code = 0x8000			50		MΩ
<b>R3 RESISTOR</b>						
R3 resistor value			36	40	44	Ω
R3 resistor temperature coefficient				40		ppm/°C
<b>EXTERNAL REFERENCE INPUT</b>						
Reference input voltage			4.95	5	5.05	V
External reference current	REFIN = 5.0 V			30		μA
Reference input capacitance				10		pF



## 7.5 Electrical Characteristics (continued)

at AVDD = 10 V to 36 V, GND = 0 V, REFIN = 5 V external, DVDD = 2.7 V to 5.5 V, and all specifications are from - 40°C to +125°C (unless otherwise noted); for IOOUT, R<sub>L</sub> = 300 Ω; typical specifications are at 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INTERNAL REFERENCE OUTPUT</b>					
Reference output	T <sub>A</sub> = 25°C	4.995		5.005	V
Reference temperature coefficient <sup>(2)</sup>	T <sub>A</sub> = - 40°C to +85°C			±10	ppm/°C
Output noise (0.1 Hz to 10 Hz)	T <sub>A</sub> = 25°C		14		μ V <sub>PP</sub>
Noise spectral density	T <sub>A</sub> = 25°C, 10 kHz		185		nV/√ Hz
Capacitive load			600		nF
Load current			±5		mA
Short-circuit current	REFOUT shorted to GND		25		mA
Load regulation	AVDD = 24 V, T <sub>A</sub> = 25°C, sourcing		55		μ V/mA
	AVDD = 24 V, T <sub>A</sub> = 25°C, sinking		120		
Line regulation			±1.2		μ V/V
<b>DVDD INTERNAL REGULATOR</b>					
Output voltage	AVDD = 24 V		4.6		V
Output load current <sup>(2)</sup>				10	mA
Load regulation			3.5		mV/mA
Line regulation			1		mV/V
Short-circuit current	AVDD = 24 V, to GND		35		mA
Capacitive load stability <sup>(2)</sup>				2.5	μ F
<b>DIGITAL INPUTS</b>					
High-level input voltage, V <sub>IH</sub>		2			V
Low-level input voltage, V <sub>IL</sub>	3.6 V < AVDD < 5.5 V			0.8	V
	2.7 V < AVDD < 3.6 V			0.6	
Hysteresis voltage			0.4		V
Input current	DVDD-EN, V <sub>IN</sub> ≤ 5 V	- 2.7			μ A
	All pins other than DVDD-EN			±1	
Pin capacitance	Per pin		10		pF
<b>DIGITAL OUTPUTS</b>					
SDO	Low-level output voltage, V <sub>OL</sub> , sinking 200 μ A			0.4	V
	High-level output voltage, V <sub>OH</sub> , sourcing 200 μ A	DVDD - 0.5			
	High-impedance leakage			±1	
ALARM	Low-level output voltage, V <sub>OL</sub>	10-k Ω pullup resistor to DVDD		0.4	V
		2.5 mA		0.6	
	High-impedance leakage			±1	μ A
High-impedance output capacitance			10		pF
<b>POWER SUPPLY</b>					
AVDD		10		36	V
DVDD	Internal regulator disabled	2.7		5.5	V
AIDD	Outputs disabled, external DVDD			3	mA
	Outputs disabled, internal DVDD			4	
	Code = 0x0000, IOOUT enabled			3	
DIDD	V <sub>IH</sub> = DVDD, V <sub>IL</sub> = GND, interface idle			1	mA
Power dissipation	AVDD = 36 V, IOOUT = 0 mA, DVDD = 5 V		95	115	mW
<b>TEMPERATURE</b>					
Thermal alarm			142		°C
Thermal alarm hysteresis			18		°C

(1) DAC8750 and DAC7750 current output range is set by writing to RANGE bits in control register at address 0x55.

**DAC7750, DAC8750**

ZHCSC70D – DECEMBER 2013 – REVISED DECEMBER 2021

- (2) Specified by design and characterization; not production tested.
- (3) For 0-mA to 20-mA and 0-mA to 24-mA ranges, INL is calculated beginning from code 0x0100 for DAC8750 and from code 0x0010 for DAC7750.
- (4) Loop compliance voltage is defined as the voltage at the IOUT pin.
- (5) For stability, use slew rate limit feature or add a capacitor between IOUT and GND

## 7.6 Electrical Characteristics: AC

At AVDD = 10 V to 36 V, GND = 0 V, REFIN= 5 V external and DVDD = 2.7 V to 5.5 V. For IOUT, RL = 300 Ω. All specifications – 40°C to 125°C (unless otherwise noted). Typical specifications are at 25°C.

PARAMETER <sup>(1)</sup>	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DYNAMIC PERFORMANCE</b>					
Output current settling time	16-mA step, to 0.1% FSR, no L (inductance)		10		μs
	16-mA step, to 0.1% FSR, L < 1 mH		25		μs
AC PSRR	200-mV, 50-Hz or 60-Hz sine wave superimposed on power-supply voltage		- 75		dB

- (1) Specified by characterization, not production tested.

## 7.7 Timing Requirements: Write Mode

at TA = – 40°C to 125°C and DVDD = 2.7 V to 5.5 V (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
t <sub>1</sub>	SCLK cycle time	33		ns
t <sub>2</sub>	SCLK low time	13		ns
t <sub>3</sub>	SCLK high time	13		ns
t <sub>4</sub>	LATCH delay time	13		ns
t <sub>5</sub>	LATCH high time <sup>(2)</sup>	40		ns
t <sub>6</sub>	Data setup time	5		ns
t <sub>7</sub>	Data hold time	7		ns
t <sub>8</sub>	LATCH low time	40		ns
t <sub>9</sub>	CLR pulse duration	20		ns
t <sub>10</sub>	CLR activation time		5	μs

- (1) Specified by design, not production tested.
- (2) Based on digital interface circuitry only. When writing to DAC control and configuration registers, consider the analog output specifications in [§ 7.6](#).

## 7.8 Timing Requirements: Readback Mode

at TA = – 40°C to 125°C and DVDD = 2.7 V to 5.5 V (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
t <sub>11</sub>	SCLK cycle time	60		ns
t <sub>12</sub>	SCLK low time	25		ns
t <sub>13</sub>	SCLK high time	25		ns
t <sub>14</sub>	LATCH delay time	13		ns
t <sub>15</sub>	LATCH high time	40		ns
t <sub>16</sub>	Data setup time	5		ns
t <sub>17</sub>	Data hold time	7		ns
t <sub>18</sub>	LATCH low time	40		ns
t <sub>19</sub>	Serial output delay time (CL, SDO = 15 pF)		35	ns
t <sub>20</sub>	LATCH rising edge to SDO 3-state (CL, SDO = 15 pF)		35	ns

- (1) Specified by design, not production tested.

### 7.9 Timing Diagrams




图 7-1. Write Mode Timing




图 7-2. Readback Mode Timing

## 7.10 Typical Characteristics

at  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




图 7-3. REFOUT vs Temperature




图 7-4. Internal Reference Temperature Drift Histogram




图 7-5. REFOUT vs Load Current




图 7-6. REFOUT vs AVDD




图 7-7. REFOUT Noise PSD vs Frequency





图 7-8. Internal Reference, Peak-to-Peak Noise (0.1 Hz to 10 Hz)


### 7.10 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




AVDD = 10 V

图 7-9. REFOUT Transient vs Time




External DVDD IOUT = 0 mA

图 7-10. AIDD vs AVDD




$T_A = 25^\circ\text{C}$  External DVDD

图 7-11. DIDD vs External DVDD




$T_A = 25^\circ\text{C}$  Internal DVDD

图 7-12. Internal DVDD vs Load Current



AVDD = 18 V  $C_{LOAD} = 100$  nF

图 7-13. Internal DVDD PSRR vs Frequency




AVDD = 24 V  $R_{LOAD} = 300$   $\Omega$

图 7-14. IOUT TUE vs Code (0 mA to 24 mA)


## 7.10 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




AVDD = 24 V  $R_{LOAD} = 300 \Omega$

图 7-15. IOUT TUE vs Code (0 mA to 20 mA)




AVDD = 24 V  $R_{LOAD} = 300 \Omega$

图 7-16. IOUT TUE vs Code (4 mA to 20 mA)




AVDD = 10 V  $R_{LOAD} = 300 \Omega$

图 7-17. IOUT TUE vs Temperature (Internal  $R_{SET}$ )




AVDD = 10 V  $R_{LOAD} = 300 \Omega$

图 7-18. IOUT TUE vs Temperature (External  $R_{SET}$ )



$R_{LOAD} = 300 \Omega$  0-mA to 24-mA range

图 7-19. IOUT TUE vs Supply (Internal  $R_{SET}$ )




$R_{LOAD} = 300 \Omega$  0-mA to 24-mA range

图 7-20. IOUT TUE vs Supply (External  $R_{SET}$ )


## 7.10 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




AVDD = 24 V  $R_{LOAD} = 300 \Omega$

图 7-21. IOUT INL vs Code (0 mA to 24 mA)




AVDD = 24 V  $R_{LOAD} = 300 \Omega$

图 7-22. IOUT INL vs Code (0 mA to 20 mA)




AVDD = 24 V  $R_{LOAD} = 300 \Omega$

图 7-23. IOUT INL vs Code (4 mA to 20 mA)




AVDD = 10 V  $R_{LOAD} = 300 \Omega$  All IOUT ranges

图 7-24. IOUT INL vs Temperature (Internal  $R_{SET}$ )



AVDD = 10 V  $R_{LOAD} = 300 \Omega$  All IOUT ranges

图 7-25. IOUT INL vs Temperature (External  $R_{SET}$ )




$R_{LOAD} = 300 \Omega$  0-mA to 24-mA range

图 7-26. IOUT INL vs Supply (Internal  $R_{SET}$ )


## 7.10 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




$R_{LOAD} = 300 \Omega$       0-mA to 24-mA range

图 7-27. IOUT INL vs Supply (External  $R_{SET}$ )




AVDD = 24 V      0-mA to 24-mA range  
 $R_{LOAD} = 300 \Omega$

图 7-28. IOUT DNL vs Code (0 mA to 24 mA)




AVDD = 24 V      0-mA to 24-mA range  
 $R_{LOAD} = 300 \Omega$

图 7-29. IOUT DNL vs Code (0 mA to 20 mA)




AVDD = 24 V      4-mA to 24-mA range  
 $R_{LOAD} = 300 \Omega$

图 7-30. IOUT DNL vs Code (4 mA to 20 mA)



AVDD = 10 V       $R_{LOAD} = 300 \Omega$       All IOUT ranges

图 7-31. IOUT DNL vs Temperature (Internal  $R_{SET}$ )




AVDD = 10 V       $R_{LOAD} = 300 \Omega$       All IOUT ranges

图 7-32. IOUT DNL vs Temperature (External  $R_{SET}$ )




### 7.10 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




$R_{LOAD} = 300 \Omega$       0-mA to 24-mA range

图 7-33. IOUT DNL vs Supply (Internal  $R_{SET}$ )




$R_{LOAD} = 300 \Omega$       0-mA to 24-mA range

图 7-34. IOUT DNL vs Supply (External  $R_{SET}$ )




AVDD = 10 V       $R_{LOAD} = 300 \Omega$

图 7-35. IOUT Full-Scale Error vs Temperature




AVDD = 10 V       $R_{LOAD} = 300 \Omega$

图 7-36. IOUT Offset Error vs Temperature



AVDD = 10 V       $R_{LOAD} = 300 \Omega$

图 7-37. IOUT Gain Error vs Temperature



33 units shown

图 7-38. R3 Resistance vs Temperature

## 7.10 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$  (unless otherwise noted)






图 7-39. R3 Resistance Temperature Drift Histogram



AVDD = 36 V    IO<sub>UT</sub> = 24 mA    R<sub>LOAD</sub> = 300 Ω

NOTE: Compliance voltage headroom is defined as the drop from the AVDD pin to the IO<sub>UT</sub> pin.

图 7-40. Compliance Headroom Voltage vs Temperature




AVDD = 36 V

R<sub>LOAD</sub> = 300 Ω

DAC configured to deliver 24 mA

NOTE: Compliance voltage headroom is defined as the drop from the AVDD pin to the IO<sub>UT</sub> pin.

图 7-41. IO<sub>UT</sub> vs Compliance Headroom Voltage




AVDD = 24 V

4-mA to 20-mA range

R<sub>LOAD</sub> = 300 Ω    From code: 0x0000    To code: 0xFFFF

图 7-42. 4-mA to 20-mA Rising




AVDD = 24 V

4-mA to 20-mA range

R<sub>LOAD</sub> = 300 Ω    From code: 0x0000    To code: 0xFFFF

图 7-43. 4-mA to 20-mA Falling




AVDD = 24 V

R<sub>LOAD</sub> = 300 Ω

图 7-44. IO<sub>UT</sub> Power-On Glitch


## 7.10 Typical Characteristics (continued)

at  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




AVDD = 24 V  $R_{LOAD} = 300 \Omega$

图 7-45. IOUT Output Enable Glitch




AVDD = 24 V  $R_{LOAD} = 250 \Omega$

图 7-46. IOUT Digital-to-Analog Glitch




AVDD = 24 V  $R_{LOAD} = 300 \Omega$  All IOUT ranges

图 7-47. IOUT Noise PSD vs Frequency




AVDD = 24 V 0-mA to 20-mA range  
DAC = midscale

图 7-48. IOUT Peak-to-Peak Noise vs Time (0.1 Hz to 10 Hz)



AVDD = 36 V Output disabled

图 7-49. IOUT Hi-Z Leakage Current vs Voltage



AVDD = 24 V  $R_{LOAD} = 250 \Omega$  All IOUT ranges

图 7-50. IOUT PSRR vs Frequency


## 8 Detailed Description

### 8.1 Overview

The DAC8750 and DAC7750 are low-cost, precision, fully-integrated, 16-bit and 12-bit digital-to-analog converters (DACs) designed to meet the requirements of industrial process control applications. These devices can be programmed as a current output with a range of 4 mA to 20 mA, 0 mA to 20 mA, or 0 mA to 24 mA. The DAC8750 and DAC7750 include reliability features such as CRC error checking on the serial peripheral interface (SPI) frame, a watchdog timer, an open circuit, compliance voltage, and thermal alarm. In addition the output current can be monitored by accessing an internal precision resistor.

These devices include a power-on-reset function to ensure powering up in a known state (both IOOUT is disabled and in a high-impedance state). The CLR pin sets the current output to the low-end of the range if the output is enabled. Zero code error and gain error calibration registers can be programmed to digitally calibrate the device in the end system. The output slew rate is also programmable. These devices can AC couple an external HART signal on the current output and can operate with either a 10-V to 36-V supply.


### 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 DAC Architecture


The resistor-string section is simply a string of resistors, each with the same value, from REFIN to GND, as [图 8-1](#) shows. This type of architecture makes sure the DAC is monotonic. The 16-bit (DAC8750) or 12-bit (DAC7750) binary digital code loaded to the DAC register determines at which node on the string the voltage is tapped off before it is fed into the voltage-to-current conversion stage. The current-output stage converts the voltage output from the string to current. When the output is disabled, it is in a high-impedance (Hi-Z) state. After power-on, the output is disabled.



**图 8-1. DAC Structure: Resistor String**

### 8.3.2 Current Output Stage

The current output stage consists of a preconditioner and a current source, as shown in [图 8-2](#). This stage provides a current output according to the DAC code. The output range can be programmed as 0 mA to 20 mA, 0 mA to 24 mA, or 4 mA to 20 mA. Use an external transistor to reduce the power dissipation of the device. The maximum compliance voltage on IOUT equals  $(AVDD - 2 V)$ . In single power-supply mode, the maximum AVDD is 36 V, and the maximum compliance voltage is 34 V. After power on, the IOUT pin is in a Hi-Z state.



**图 8-2. Current Output**

For a 5-V reference, the output can be expressed as shown in [方程式 1](#) through [方程式 3](#).

For a 0-mA to 20-mA output range, use [方程式 1](#).

$$I_{OUT} = 20\text{mA} \cdot \frac{CODE}{2^N} \quad (1)$$

For a 0-mA to 24-mA output range, use [方程式 2](#).

$$I_{OUT} = 24\text{mA} \cdot \frac{CODE}{2^N} \quad (2)$$

For a 4-mA to 20-mA output range, use [方程式 3](#).

$$I_{OUT} = 16\text{mA} \cdot \frac{CODE}{2^N} + 4\text{mA} \quad (3)$$

where

- *CODE* is the decimal equivalent of the code loaded to the DAC
- *N* is the bits of resolution; 16 for DAC8750, and 12 for DAC7750

The current-output range is normally set according to the value of the RANGE bits in the [Control Register](#) (see [节 8.4.1](#) for more details).

### 8.3.3 Internal Reference

The DACx750 includes an integrated 5-V reference with a buffered output (REFOUT) capable of driving up to 5 mA (source or sink) with an initial accuracy of  $\pm 5$  mV maximum and a temperature drift coefficient of 10 ppm/ $^{\circ}\text{C}$  maximum.

### 8.3.4 Digital Power Supply

An internally generated 4.6-V supply capable of driving up to 10 mA can be output on DVDD by leaving the DVDD-EN pin unconnected. This configuration simplifies the system power-supply design when an isolation barrier is required to generate the digital supply. The internally generated supply can be used to drive isolation components used for the digital data lines and other miscellaneous components, such as references and temperature sensors; see [图 9-3](#) for an example application.

If an external supply is preferred, the DVDD pin (which can be driven up to 5.5 V in this case) can become an input by tying DVDD-EN to GND. See [节 7.5](#) for detailed specifications.

### 8.3.5 DAC Clear

The DAC has an asynchronous clear function through the CLR pin that is active-high and allows the current output to be cleared to zero-scale code. When the CLR signal returns to low, the output remains at the cleared value. The preclear value can be restored by pulsing the LATCH signal without clocking any data. A new value cannot be programmed until the CLR pin returns to low. To avoid glitches on the output, disable the output by writing a 0 to the OUTEN bit of the [Control Register](#) before changing the current range.

### 8.3.6 Power-On Reset

The DACx750 incorporates two internal POR circuits for the DVDD and AVDD supplies. The DVDD and AVDD POR signals are ANDed together so that both supplies must be at their minimal specified values for the device to *not* be in a reset condition. These POR circuits initialize internal logic and registers, as well as set the analog outputs to a known state while the device supplies are ramping. All registers are reset to their default values. Typically the POR function can be ignored, as long as the device supplies power-up and maintains the specified minimum voltage levels. However, in the case of a supply drop or brownout, the DACx750 can have an internal POR reset event or lose digital memory integrity. [图 8-3](#) represents the threshold levels for the internal POR for both the DVDD and AVDD supplies.




图 8-3. Relevant Voltage Levels for POR Circuit

For the DVDD supply, no internal POR occurs for nominal supply operation from 2.7 V (supply min) to 5.5 V (supply max). For the DVDD supply region between 2.4 V (undefined operation threshold) and 0.8 V (POR threshold), the internal POR circuit may or may not provide a reset over all temperature conditions. For the DVDD supply below 0.8 V (POR threshold), the internal POR resets if the supply voltage remains less than 0.8 V for approximately 1 ms.

For the AVDD supply, no internal POR occurs for nominal supply operation from 10 V (supply min) to 36 V (supply max). For AVDD supply voltages between 8 V (undefined operation threshold) and 1 V (POR threshold), the internal POR circuit may or may not provide a reset over all temperature conditions. For the AVDD supply below 1 V (POR threshold), the internal POR resets if the supply voltage remains less than 1 V for approximately 1 ms. In case the DVDD or AVDD supply drops to a level where the internal POR signal is indeterminate, either power cycle the device, or toggle the LATCH pin and then perform a software reset. Both options initialize the internal circuitry to a known state and provide proper operation.

### 8.3.7 Alarm Detection

These devices also provide an alarm detection feature. When one or more of following events occur, the  $\overline{\text{ALARM}}$  pin goes low:

- The current output load is in open circuit,
- The voltage at IO<sub>UT</sub> reaches a level where accuracy of the output current is compromised. This condition is detected by monitoring internal voltage levels of the IO<sub>UT</sub> circuitry and is typically below the specified compliance voltage headroom (defined as the voltage drop between the AVDD and IO<sub>UT</sub> pins) minimum of 2 V,
- The die temperature exceeds 142°C,
- The SPI watchdog timer exceeds the timeout period (if enabled), or
- The SPI frame error CRC check encounters an error (if enabled).

When the  $\overline{\text{ALARM}}$  pins of multiple DACx750 devices are connected together to form a wired-AND function, the host processor must read the status register of each device to know all the fault conditions that are present. Note that the thermal alarm has hysteresis of approximately 18°C. After being set, the alarm only resets when the die temperature drops below 124°C.

### 8.3.8 Watchdog Timer

This feature is useful to make sure that communication between the host processor and the DACx750 has not been lost. The feature can be enabled by setting the WDEN bit of the [Configuration Register](#) to 1. The watchdog timeout period can be set using the WDPD bits of the configuration register, as shown in [表 8-1](#). The timer period is based off an internal oscillator with a typical value of 8 MHz.

**表 8-1. Watchdog Timeout Period**

WDPD BITS	WATCHDOG TIMEOUT PERIOD (Typical)
00	10 ms
01	51 ms
10	102 ms
11	204 ms

If the watchdog timer is enabled, these devices must have an SPI frame with 0x95 as the write address byte written to the device within the programmed timeout period. Otherwise, the  $\overline{\text{ALARM}}$  pin asserts low and the WD-FLT bit of the status register is set to 1. The  $\overline{\text{ALARM}}$  pin can be asserted low for any of the different conditions explained in [节 8.3.7](#). To reset the WD-FLT bit to 0, use a software reset, disable the watchdog timer, or power down the device.

### 8.3.9 Frame Error Checking

In noisy environments, error checking can be used to check the integrity of SPI data communication between the DACx750 and the host processor. To enable this feature, set the CRCEN bit of the [Configuration Register](#) to 1. The frame error checking scheme is based on the CRC-8-ATM (HEC) polynomial  $x^8 + x^2 + x + 1$  (that is, 10000111). When error checking is enabled, the SPI frame width is 32 bits, as shown in [表 8-2](#). Start with the default 24-bit frame, enable frame error checking, and then switch to the 32-bit frame. The normal 24-bit SPI data are appended with an 8-bit CRC polynomial by the host processor before feeding to the device. For a register readback, the CRC polynomial is output on the SDO pins by the device as part of the 32-bit frame.

**表 8-2. SPI Frame with Frame Error Checking Enabled**

BIT 31:BIT 8	BIT 7:BIT 0
Normal SPI frame data	8-bit CRC polynomial

When in CRC mode, the DACx750 calculates CRC words every 32 clocks, unconditional of when the LATCH pin toggles. The DACx750 decodes the 32-bit input frame data to compute the CRC remainder. If no error exists in the frame, the CRC remainder is zero. When the remainder is non-zero (that is, the input frame has single- or multiple-bit errors), the  $\overline{\text{ALARM}}$  pin asserts low and the CRC-FLT bit of the status register is set to 1. The  $\overline{\text{ALARM}}$  pin can be asserted low for any of the different conditions explained in [节 8.3.7](#). To reset the CRC-FLT bit to 0, either issue software reset command of 0x96, disable the frame error checking, or power down the device. In the case of a CRC error, the specific SPI frame is blocked from writing to the device.

If CRC mode is enabled on the first frame issued to the device after power up, issue a no operation, or NOOP, command to the device in order to reset the SPI clock and SPI frame alignment in the event that any transients on the SCLK line are interpreted as SCLK periods. A NOOP command can be issued to the device by simply toggling the LATCH pin without any SCLK periods.



### 8.3.10 User Calibration

The device implements a user-calibration function (enabled by the CALEN bit in the [Configuration Register](#)) to trim system gain and zero errors. The DAC output is calibrated according to the value of the gain calibration and zero calibration registers. The range of gain adjustment is typically  $\pm 50\%$  of full-scale with 1 LSB per step. The gain register must be programmed to 0x8000 to achieve the default gain of 1 because the power-on value of the register is 0x0000, equivalent to a gain of 0.5. The zero code adjustment is typically  $\pm 32,768$  LSBs with 1 LSB per step. The input data format of the gain register is unsigned straight binary, and the input data format of the zero register is 2's complement. The gain and offset calibration is described by [方程式 4](#).

$$\text{CODE\_OUT} = \text{CODE} \cdot \frac{\text{User\_GAIN} + 2^{15}}{2^{16}} + \text{User\_ZERO} \quad (4)$$

where

- *CODE* is the decimal equivalent of the code loaded to the DAC data register at address 0x01
- *N* is the bits of resolution (16 for DAC8750 and 12 for DAC7750)
- *User\_ZERO* is the signed 16-bit code in the zero register
- *User\_GAIN* is the unsigned 16-bit code in the gain register
- *CODE\_OUT* is the decimal equivalent of the code loaded to the DAC (limited between 0x0000 to 0xFFFF for DAC8750 and 0x000 to 0xFFF for DAC7750)

This is a purely digital implementation and the output is still limited by the programmed value at both ends of the current output range (set by the RANGE bits, as described in [节 8.4.1](#)). In addition, the correction only makes sense for endpoints inside of the true device end points. To correct more than just the actual device error (for example, a system offset), the valid range for the adjustment changes accordingly and must be taken into account.

New calibration codes are only applied to subsequent writes to the DAC data register. Updating the calibration codes does not automatically update the DAC output. Additionally, before applying new DAC data, configure the calibration codes along with the slew rate control.

### 8.3.11 Programmable Slew Rate

The slew rate control feature controls the rate at which the output current changes. With the slew rate control feature disabled, the output changes smoothly at a rate limited by the output drive circuitry and the attached load.

To reduce the slew rate, enable the slew rate control feature through bit 4 of the *Control Register*. With this feature enabled, the output does not slew directly between the two values. Instead, the output steps digitally at a rate defined by bits [7:5] (SRSTEP) and bits [11:8] (SRCLK) of the *Control Register*. SRCLK defines the rate at which the digital slew updates, and SRSTEP defines the amount by which the output value changes at each update. If the DAC data register is read while the DAC output is still changing, the instantaneous value is read.

表 8-3 lists the slew rate step-size options. 表 8-4 summarizes the slew rate update clock options.

**表 8-3. Slew Rate Step-Size (SRSTEP) Options**

SRSTEP	STEP SIZE (LSB)	
	DAC7750	DAC8750
000	0.0625	1
001	0.125	2
010	0.25	4
011	0.5	8
100	1	16
101	2	32
110	4	64
111	8	128

**表 8-4. Slew Rate Update Clock (SRCLK) Options**

SRCLK	DAC UPDATE FREQUENCY (Hz)
0000	258,065
0001	200,000
0010	153,845
0011	131,145
0100	115,940
0101	69,565
0110	37,560
0111	25,805
1000	20,150
1001	16,030
1010	10,295
1011	8,280
1100	6,900
1101	5,530
1110	4,240
1111	3,300


The time required for the output to slew over a given range is expressed as [方程式 5](#).

$$\text{Slew Time} = \frac{\text{Output Change}}{\text{Step Size} \cdot \text{Update Clock Frequency} \cdot \text{LSB Size}} \quad (5)$$

where

- *Slew Time* is expressed in seconds
- *Output Change* is expressed in amps (A) for IOOUT or volts (V) for VOOUT

When the slew rate control feature is enabled, all output changes happen at the programmed slew rate. This configuration results in a staircase formation at the output. If the CLR pin is asserted, the output slews to the zero-scale value at the programmed slew rate. Read bit 1 (SR-ON) of the [Status Register](#) to verify that the slew operation has completed. The update clock frequency for any given value is the same for all output ranges. The step size, however, varies across output ranges for a given value of step size because the LSB size is different for each output range. [图 8-4](#) shows an example of IOOUT slewing at a rate set by the previously described parameters. In this example for the DAC8750 (LSB size of 305 nA for the 0-mA to 20-mA range), the settings correspond to an update clock frequency of 6.9 kHz and a step size of 128 LSB. As shown in the case with no capacitors on CAP1 or CAP2, the steps occur at the update clock frequency (6.9 kHz corresponds to a period close to 150 μs), and the size of each step is approximately 38 μA (128 × 305 nA). Calculate the slew time for a specific code change by using [方程式 5](#).



**图 8-4. IOOUT vs Time With Digital Slew Rate Control**

Apply the desired programmable slew rate control setting before updating the DAC data register because updates to the DAC data register in tandem with updates to the slew rate control registers can create race conditions that may result in unexpected DAC data.

## 8.4 Device Functional Modes

### 8.4.1 Setting Current-Output Ranges

The current output range is set according to [表 8-5](#).

**表 8-5. RANGE Bits vs Output Range**

RANGE	OUTPUT RANGE
101	4 mA to 20 mA
110	0 mA to 20 mA
111	0 mA to 24 mA

Note that changing the RANGE bits at any time causes the DAC data register to be cleared.


### 8.4.2 Current-Setting Resistor

Resistor  $R_{SET}$  (used to convert the DAC voltage to current) illustrated in [图 8-2](#) determines the stability of the output current over temperature. If desired, an external, low-drift, precision 15-k $\Omega$  resistor can be connected to the ISET-R pin and used instead of the internal  $R_{SET}$  resistor.

### 8.4.3 BOOST Configuration for IOU

[图 8-5](#) illustrates an external NPN transistor used to reduce power dissipation on the die. Most of the load current flows through the NPN transistor with a small amount flowing through the on-chip PMOS transistor based on the gain of the NPN transistor. This configuration reduces the temperature induced drift on the die and internal reference and is an option for use cases at the extreme end of the supply, load current, and ambient temperature ranges.

The inclusion of the bipolar junction transistor (BJT) adds an additional open loop gain to internal amplifier A2 (see [图 8-2](#)) and thus, can cause possible instability. Adding series emitter resistor  $R_2$  decreases the gain of the stage created by the BJT and internal  $R_3$  resistor (see [图 8-2](#)) especially for cases where  $R_{LOAD}$  is a short or a very small load, such as a multimeter. Recommended values for  $R_1$ ,  $R_2$ , and  $C_1$  in this circuit are 1 k $\Omega$ , 30  $\Omega$  and 22 nF, respectively. An equivalent solution is to place  $R_2$  (with a recommended value of 3 k $\Omega$  instead of 30  $\Omega$ ) in series with the base of the transistor instead of the configuration provided in [图 8-5](#). Note that there is some gain error introduced by this configuration; see [图 7-14](#), [图 7-15](#) and [图 7-16](#). Use the internal transistor in most cases because the values in [# 7.5](#) are based on the configuration with the internal on-chip PMOS transistor.



Copyright © 2016, Texas Instruments Incorporated

图 8-5. Boost Mode Configuration

#### 8.4.4 Filtering The Current Output

The DACx750 provides access to internal nodes of the circuit; see 图 9-2. Place capacitors on these pins and AVDD to form a filter on the output current, reducing bandwidth and the slew rate of the output, especially useful for driving inductive loads. However, to achieve large reductions in slew rate, use the programmable slew rate to avoid having to use large capacitors. Even in that case, use the capacitors on CAP1 and CAP2 to smooth out the stairsteps caused by the digital code changes as shown in 图 8-6. However, note that power supply ripple also couples into the devices through these capacitors.




图 8-6. IOUT vs Time for Different Cap Values on CAP1 and CAP2

#### 8.4.5 Output Current Monitoring

Many applications, especially for functional safety, require monitoring to make sure that the output current stays close to the programmed value. To monitor the output current, place a sense resistor in series with the output and measure the voltage across the resistor. However, this resistor reduces the compliance voltage available for the load. The DACx750 provide access to an internal precision resistor (R3 in 图 8-2) through the R3-SENSE and BOOST pins to perform analog readback for monitoring the output current. Measure the voltage between the R3-SENSE and BOOST pins and divide by the value of the R3 resistor to determine the magnitude of the output current. The R3 resistor has a typical value of 40 Ω (see 图 7-38 for a plot of resistance vs temperature) with a temperature drift coefficient of 40 ppm/°C (see 图 7-39 for a histogram of R3 resistance temperature drift).

The R3 resistor is tested to stay within the minimum (36  $\Omega$ ) and maximum (44  $\Omega$ ) resistance values shown in the *R3 Resistor* portion of [# 7.5](#). To remove the tolerance error, perform a simple calibration by programming a certain value of output current, measuring the voltage across R3-SENSE and BOOST, and calculating the exact value of R3.


## 8.4.6 HART Interface

For the DACx750, HART digital communication can be modulated onto the input signal by the methods shown in the following subsections. For more detail, see [Implementing HART Communication with the DAC8760 Family](#).

### 8.4.6.1 Implementing HART in 4-mA to 20-mA Mode

This method is limited to the case where the RANGE bits of the [Control Register](#) are programmed to the 4-mA to 20-mA range. Some applications require going beyond the 4-mA to 20-mA range. In those cases, see the methods described in the next subsection.

The external HART signal (ac voltage; 500 mV<sub>PP</sub>, 1200 Hz, and 2200 Hz) can be capacitively coupled in through the HART-IN pin and transferred to a current that is superimposed on the 4-mA to 20-mA current output. The HART-IN pin has a typical input impedance of 35 k $\Omega$  that together with the input capacitor used to couple the external HART signal, forms a filter to attenuate frequencies beyond the HART band-pass region. In addition to this filter, an external passive filter is recommended to complete the filtering requirements of the HART specifications. [图 8-7](#) shows the output current versus time operation for a typical HART signal. [表 8-6](#) specifies the performance of the HART-IN pin.



DC current = 6 mA.

**图 8-7. Output Current vs Time**

**表 8-6. HART-IN Pin Characteristics**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input impedance	HART signal ac-coupled into pin		35		k $\Omega$
Output current (peak-to-peak)	Input signal of 500 mV (peak-to-peak)	0.9	1	1.1	mA

### 8.4.6.2 Implementing HART in All Current Output Modes

The use of the HART-IN pin to implement HART modulation is limited to the case where the RANGE bits of the [节 8.6.1.1](#) are set to the 4-mA to 20-mA range. If it is desirable to implement HART in all current-output modes, see [节 9.1.1](#).

## 8.5 Programming

表 8-11 describes the available commands and registers on the DACx750 devices. *No operation*, *read operation*, and *watchdog timer* refer to commands and are not explicit registers. For more information on these commands, see 节 8.5.1.3 and 节 8.3.8.

### 8.5.1 Serial Peripheral Interface (SPI)

The device is controlled over a versatile four-wire serial interface (SDI, SDO, SCLK, and LATCH) that operates at clock rates of up to 30 MHz and is compatible with SPI, QSPI, Microwire, and digital signal processing (DSP) standards. The SPI communication command consists of a write address byte and a data word for a total of 24 bits. The timing for the digital interface is illustrated in 图 7-1 and 图 7-2.

#### 8.5.1.1 SPI Shift Register

The default frame is 24 bits wide (see 节 8.3.9 for 32-bit frame mode) and begins with the rising edge of SCLK that clocks in the MSB. The subsequent bits are latched on successive rising edges of SCLK. The default 24-bit input frame consists of an 8-bit address byte followed by a 16-bit data word as shown in 表 8-7.

表 8-7. Default SPI Frame

BIT 23:BIT 16	BIT 15:BIT 0
Address byte	Data word

The host processor must issue 24 bits before it issues a rising edge on the LATCH pin. Input data bits are clocked in regardless of the LATCH pin and are unconditionally latched on the rising edge of LATCH. By default, the SPI shift register resets to 0x000000 at power on or after a reset.

#### 8.5.1.2 Write Operation

A write operation is accomplished when the address byte is set according to 表 8-8. For more information on the DACx750 registers, see 节 8.6.

表 8-8. Write Address Functions

ADDRESS BYTE (HEX)	FUNCTION
00	No operation (NOP)
01	Write DAC Data register
02	Register read
55	Write control register
56	Write reset register
57	Write configuration register
58	Write DAC gain calibration register
59	Write DAC zero calibration register
95	Watchdog timer reset
96	CRC error reset



### 8.5.1.3 Read Operation

A read operation is accomplished when the address byte is 0x02. Follow the read operation with a no-operation (NOP) command to clock out an addressed register; see 图 7-2. To read from a register, the address byte and data word is as shown in 表 8-9. The read register value is output MSB first on SDO on successive falling edges of SCLK.

表 8-9. Default SPI Frame for Register Read

ADDRESS BYTE (HEX)	DATA WORD	
	BIT 15:BIT 6	BIT 5:BIT 0
02	X (don't care)	Register read address (see 表 8-10)

表 8-10 shows the register read addresses available on the DACx750 devices.

表 8-10. Register Read Address Functions

READ ADDRESS <sup>(1)</sup>	FUNCTION
XX XX00	Read status register
XX XX01	Read DAC data register
XX XX10	Read control register
00 1011	Read configuration register
01 0011	Read DAC gain calibration register
01 0111	Read DAC zero calibration register

(1) X denotes don't care bits.

### 8.5.1.4 Stand-Alone Operation

SCLK can operate in either continuous or burst mode, as long as the LATCH rising edge occurs after the appropriate number of SCLK cycles. Providing more than or less than 24 SCLK cycles before the rising edge of LATCH results in incorrect data being programmed into the device registers, and incorrect data sent out on SDO. The rising edge of SCLK that clocks in the MSB of the 24-bit input frame marks the beginning of the write cycle, and data are written to the addressed registers on the rising edge of LATCH.

### 8.5.1.5 Multiple Devices on the Bus

Communication with the device is not directly gated by LATCH; therefore, do not connect multiple devices in parallel without gating SCLK. 图 8-8 shows two devices with SCLK gated for each device.




图 8-8. Multiple Devices on the Bus Using Gated SCLK

The microcontroller uses two chip select lines, one for each LATCH pin. Each line is used to gate the SCLK for communication for each device.

## 8.6 Register Maps

表 8-11 shows the available registers on the DACx750 devices. See 节 8.6.1 for descriptions of all DACx750 registers.

表 8-11. Command and Register Map

REGISTER OR COMMAND	READ AND WRITE ACCESS	DATA BITS (DB15:DB0)														
		15:14	13	12	11	10:9	8	7	6	5	4	3	2	1	0	
<i>Control</i>	RW	X	REXT	OUTEN	SRCLK			SRSTEP			SREN	Reserved			RANGE	
<i>Configuration</i>	RW	X <sup>(1)</sup>						CALEN	HARTEN	CRCCEN	WDEN	WDPD				
<i>DAC Data</i> <sup>(2)</sup>	RW	D15:D0														
No operation <sup>(3)</sup>	—	X														
<i>Read Operation</i> <sup>(3)</sup>	—	X						READ ADDRESS								
<i>Reset</i>	W														RESET	
<i>Status</i>	R	Reserved								CRC-FLT	WD-FLT	I-FLT	SR-ON	T-FLT		
<i>DAC Gain Calibration</i> <sup>(2)</sup>	RW	G15:G0, unsigned														
<i>DAC Zero Calibration</i> <sup>(2)</sup>	RW	Z15:Z0, signed														
<i>Watchdog Timer Reset</i> <sup>(3)</sup>	—							X								
<i>CRC Fault Reset</i> <sup>(3)</sup>	—							X								

- (1) X denotes *don't care* bits.
- (2) DAC8750 (16-bit version) shown. DAC7750 (12-bit version) contents are located in DB15:DB4. For DAC7750, DB3:DB0 are *don't care* bits when writing and zeros when reading.
- (3) No operation, read operation, watchdog timer reset, and CRC fault reset are commands and not registers.

### 8.6.1 DACx750 Register Descriptions

#### 8.6.1.1 Control Register

The DACx750 control register is written to at address 0x55. 表 8-12 shows the description for the control register bits.

表 8-12. Control Register

DATA BIT(S)	NAME	DEFAULT	DESCRIPTION
DB15:DB14	Reserved	00	Reserved. Do not write any value other than zero to these bits.
DB13	REXT	0	External current setting resistor enable.
DB12	OUTEN	0	Output enable. Bit = 1: Output is determined by RANGE bits. Bit = 0: Output is disabled. IOUT is Hi-Z.
DB11:DB8	SRCLK[3:0]	0000	Slew rate clock control. Ignored when bit SREN = 0.
DB7:DB5	SRSTEP[2:0]	000	Slew rate step size control. Ignored when bit SREN = 0.
DB4	SREN	0	Slew Rate Enable. Bit = 1: Slew rate control is enabled, and the ramp speed of the output change is determined by SRCLK and SRSTEP. Bit = 0: Slew rate control is disabled. Bits SRCLK and SRSTEP are ignored. The output changes to the new level immediately.
DB3	Reserved	0	Reserved. Must be set to 0.
DB2:DB0	RANGE[2:0]	000	Output range bits.

### 8.6.1.2 Configuration Register

The DACx750 configuration register is written to at address 0x57. 表 8-13 summarizes the description for the configuration register bits.

**表 8-13. Configuration Register**

DATA BIT(S)	NAME	DEFAULT	DESCRIPTION
DB15:DB6	Reserved	00 0000 0000	Reserved. Do not write any value other than zero to these bits.
DB5	CALEN	0	User calibration enable. When user calibration is enabled, the DAC data are adjusted according to the contents of the gain and zero calibration registers. See the 节 8.3.10 section.
DB4	HARTEN	0	Enable interface through HART-IN pin (only valid for IOUT set to 4-mA to 20-mA range through RANGE bits). Bit = 1: HART signal is connected through internal resistor and modulates output current. Bit = 0: HART interface is disabled.
DB3	CRCEN	0	Enable frame error checking.
DB2	WDEN	0	Watchdog timer enable.
DB1:DB0	WDPD[1:0]	00	Watchdog timeout period.

### 8.6.1.3 DAC Registers

The DAC registers consist of a DAC data register (表 8-14), a DAC gain calibration register (表 8-15), and a DAC zero calibration register (表 8-16). User calibration as described in 节 8.3.10 is a feature that allows for trimming the system gain and zero errors. 表 8-14 through 表 8-16 show the DAC8750, 16-bit version of these registers. The DAC7750 (12-bit version) register contents are located in DB15:DB4. For DAC7750, DB3:DB0 are *don't care* bits when writing and zeros when reading.

**表 8-14. DAC Data Register**

DATA BITS	NAME	DEFAULT	DESCRIPTION
DB15:DB0	D15:D0	0x0000	DAC data register. Format is unsigned straight binary.

**表 8-15. DAC Gain Calibration Register**

DATA BITS	NAME	DEFAULT	DESCRIPTION
DB15:DB0	G15:G0	0x0000	Gain calibration register for user calibration. Format is unsigned straight binary.

**表 8-16. DAC Zero Calibration Register**

DATA BITS	NAME	DEFAULT	DESCRIPTION
DB15:DB0	Z15:Z0	0x0000	Zero calibration register for user calibration. Format is twos complement.

### 8.6.1.4 Reset Register

The DACx750 reset register is written to at address 0x56. 表 8-17 provides the description.

**表 8-17. Reset Register**

DATA BIT(S)	NAME	DEFAULT	DESCRIPTION
DB15:DB1	Reserved	000 0000 0000 0000	Reserved. Writing to these bits does not cause any change.
DB0	RESET	0	Software reset bit. Writing 1 to the bit performs a software reset that resets all registers and the ALARM status to the respective power-on reset default value. After reset completes, the RESET bit clears itself.

### 8.6.1.5 Status Register

This read-only register consists of four  $\overline{\text{ALARM}}$  status bits (CRC-FLT, WD-FLT, I-FLT, and T-FLT) and the SR-ON bit that shows the slew rate status, as shown in [表 8-18](#).

**表 8-18. Status Register**

DATA BIT(S)	NAME	DEFAULT	DESCRIPTION
DB15:DB5	Reserved	000 0000 0000	Reserved. Reading these bits returns 0.
DB4	CRC-FLT	0	Bit = 1 indicates CRC error on SPI frame. Bit = 0 indicates normal operation.
DB3	WD-FLT	0	Bit = 1 indicates watchdog timer timeout. Bit = 0 indicates normal operation.
DB2	I-FLT	0	Bit = 1 indicates an open circuit or a compliance voltage violation in IOUT loading. Bit = 0 indicates IOUT load is at normal condition.
DB1	SR-ON	0	Bit = 1 when DAC code is slewing as determined by SRCLK and SRSTEP. Bit = 0 when DAC code is not slewing.
DB0	T-FLT	0	Bit = 1 indicates die temperature is over 142°C. Bit = 0 indicates die temperature is not over 142°C.

These devices continuously monitor the current output and die temperature. When an alarm occurs, the corresponding  $\overline{\text{ALARM}}$  status bit is set (1). Whenever an  $\overline{\text{ALARM}}$  status bit is set, it remains set until the event that caused it is resolved. The  $\overline{\text{ALARM}}$  bit can only be cleared by performing a software reset, a power-on reset (by cycling power), or by having the error condition resolved. These bits are reasserted if the alarm condition continues to exist in the next monitoring cycle.

The  $\overline{\text{ALARM}}$  bit goes to 0 when the error condition is resolved.

## 9 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 9.1 Application Information

#### 9.1.1 HART Implementation

If desirable, the following subsections show two methods to implement HART, irrespective of the RANGE bit settings.

##### 9.1.1.1 Using the CAP2 Pin

The first method to implement HART is to couple the signal through the CAP2 pin, as shown in 图 9-1.




图 9-1. Implementing HART on IOOUT Using the CAP2 Pin

In 图 9-1,  $R_3$  is nominally  $40 \Omega$ , and  $R_2$  depends on the current output range (set by the RANGE bits), described as follows:

- 4-mA to 20-mA range:  $R_2 = 2.4 \text{ k}\Omega$  (typical)
- 0-mA to 20-mA range:  $R_2 = 3 \text{ k}\Omega$  (typical)
- 0-mA to 24-mA range:  $R_2 = 3.6 \text{ k}\Omega$  (typical)

The purpose of the  $12.5\text{-k}\Omega$  resistor is to create a filter when CAP1 and CAP2 are used.

To insert the external HART signal on the CAP2 pin, an external ac-coupling capacitor is typically connected to CAP2. The high-pass filter 3-dB frequency is determined by the resistive impedance looking into CAP2 ( $R_2 + 12.5 \text{ k}\Omega$ ) and the coupling-capacitor value. The 3-dB frequency is  $1 / (2 \times \pi \times [R_2 + 12.5 \text{ k}\Omega] \times [\text{Coupling Capacitor Value}])$ .

When the input HART frequency is greater than the 3-dB frequency, the ac signal is seen at the plus input of amplifier A2, and is therefore seen across the  $40\text{-}\Omega$  resistor. To generate a 1-mA signal on the output therefore requires a 40-mV peak-to-peak signal on CAP2. Most HART modems do not output a 40-mV signal; therefore, a capacitive divider is used in 图 9-1 to attenuate the FSK signal from the modem. In 图 9-1, the high-pass cutoff frequency is  $1 / (2 \times \pi \times [R_2 + 12.5 \text{ k}\Omega] \times [C_1 + C_2])$ . There is one disadvantage to this approach: if the AVDD supply is not clean, any ripple on the supply could couple into the device.

### 9.1.1.2 Using the ISET-R Pin

The second method to implement HART is to couple the HART signal through the ISET-R pin when IOOUT is operated using an external  $R_{SET}$  resistor. The FSK signal from the modem is ac-coupled into the pin through a series combination of  $R_{in}$  and  $C_{in}$  as shown in 图 9-2.




图 9-2. Implementing HART with the ISET-R pin

The magnitude of the ac-current output is calculated with 方程式 6.


$$(V_{HART} \times k) / R_{in} \tag{6}$$

where

- $V_{HART}$  is the amplitude of the HART FSK signal from the modem
- $k$  is a constant that represents the gain transfer function from the ISET-R pin to the IOOUT pin and depends on the selected current output range as follows:
  - $k = 60$  for the 4-mA to 20-mA range
  - $k = 75$  for the 0-mA to 20-mA range
  - $k = 90$  for the 0-mA to 24-mA range

The series input resistor and capacitor form a high-pass filter at the ISET-R pin. Select  $C_{in}$  to make sure that all signals in the HART extended-frequency band pass through unattenuated.

## 9.2 Typical Application



**图 9-3. DACx750 in a Voltage and Current Output Driver for Factory Automation and Control, EMC and EMI Protected - DACx750 in an Analog Output (AO) Module**

### 9.2.1 Design Requirements

Analog I/O modules are used by programmable logic controllers (PLCs) and distributed control systems (DCSs) to interface to sensors, actuators, and other field instruments. These modules must meet stringent electrical specifications for both performance as well as protection. These outputs are typically current loops based on the 4-mA to 20-mA range. Common error budgets accommodate 0.1% full-scale range total unadjusted error (%FSR TUE) at room temperature. Designs which desire stronger accuracy over temperature frequently implement calibration. Often times the PLC back-plane provides access to a 12-V to 36-V analog supply, from which a majority of supply voltages are derived.

## 9.2.2 Detailed Design Procedure

图 9-4 illustrates a common generic solution for realizing these desired voltage and current output spans.




图 9-4. Generic Design for Typical PLC Current and Voltage Outputs

The current output circuit is comprised of amplifiers A1 and A2, MOSFETs Q1 and Q1, and the three resistors  $R_{SET}$ ,  $R_A$ , and  $R_B$ . This two-stage current source enables the ground-referenced DAC output voltage to drive the high-side amplifier required for the current-source.

The high-level of integration of the DACx750 family lends itself very well to the design of analog output modules, offering simplicity of design and reducing solution size. The DACx750 integrates all of the components shown in 图 9-4 allowing a software configurable current output driver. 图 9-3 illustrates an example circuit design for such an application using the DACx750 for the current output driver.

The design uses two triple channel isolators (ISO7631FC) to provide galvanic isolation for the digital lines to communicate to the main controller. Note that these isolators can be driven by the internally-generated supply (DVDD) from the DACx750 to save components and cost. The DACx750 supplies up to 10 mA that meets the supply requirements of the two isolators running at up to 10 Mbps. Note that additional cost savings are possible if noncritical digital signals such as CLR and ALARM are tied to GND or left unconnected. Finally, a protection scheme with transient voltage suppressors and other components is placed on all pins which connect to the field.

The protection circuitry is designed to provide immunity to the IEC61000-4 test suite which includes system-level industrial transient tests. The protection circuit includes transient voltage suppressor (TVS) diodes, clamp-to-rail steering diodes, and pass elements in the form of resistors and ferrite beads. For more detail about selecting these components, see the [Single-Channel Industrial Voltage and Current Output Driver, Isolated, EMC/EMI Tested Reference Design](#).



### 9.2.3 Application Curve

The current output circuit was measured in 0-mA to 24-mA mode using an 8.5 digit digital multimeter to measure the output while driving a 300-Ω load at 25°C. The measured results are illustrated in 图 9-5. The current output remains within the data sheet specified performance.

The design was also exposed to IEC61000-4 electrostatic discharge, electrically fast transient, conducted immunity, and radiated immunity tests on both the current and voltage outputs. During each of these tests a 6.5 digit digital multimeter, set in fast 5.5 digit acquisition mode, was used to monitor the output. Complete data sets for the voltage and current outputs during these tests are available in the [Single-Channel Industrial Voltage and Current Output Driver, Isolated, EMC/EMI Tested Reference Design](#).




图 9-5. Current Output TUE vs Code

## 10 Power Supply Recommendations

The DACx750 family operates within the specified single-supply range of 10 V to 36 V applied to the AVDD pin. The digital supply, DVDD, operates within the specified supply range of 2.7 V to 5.5 V or powered by the internal 4.6-V LDO, as described in [§ 8.3.4](#).

Switching power supplies and DC/DC converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high-frequency spikes. This noise can be easily coupled into the DAC output voltage or current through various paths between the power connections and analog output. To further reduce noise, include bulk and local decoupling capacitors.

### CAUTION

Do not ramp the supplies for the DACx750 faster than 1 V/ns or damage may result to the device. A 10- $\Omega$  series resistor from the analog supply to the device AVDD connection helps reduce the supply ramp.

The DACx750 has internal power on reset (POR) circuitry for both the digital DVDD and analog AVDD supplies. This circuitry makes sure that the internal logic and power-on state of the DAC power up to the proper state independent of the supply sequence. The recommended power-supply sequence is to first have the analog AVDD supply come up, followed by the digital DVDD supply. DVDD can come up first as long as AVDD ramps to at least 5 V within 50  $\mu$ s. If neither condition can be satisfied, issue a software reset command using the SPI bus after both AVDD and DVDD are stable.

The current consumption on the AVDD pin and current ranges for the current output are listed in [§ 7.5](#). The power supply must meet the requirements listed in [§ 7.5](#).

## 11 Layout

### 11.1 Layout Guidelines

To maximize the performance of the DACx750 in any application, good layout practices and proper circuit design must be followed. A few recommendations specific to the DACx750 are:

- As illustrated in [图 9-1](#), CAP2 is directly connected to the input of the final IOOUT amplifier. Any noise or unwanted ac signal routed near the CAP1 and CAP2 pins could capacitively couple onto internal nodes and affect IOOUT. Therefore, make sure to avoid routing any digital or HART signal traces over the CAP1 and CAP2 traces.
- Connect the thermal PAD to the lowest potential in the system.
- Make sure that AVDD has decoupling capacitors local to the respective pins.
- Place the reference capacitor close to the reference input pin.
- Avoid routing switching signals near the reference input.
- For designs that include protection circuits:
  - Place diversion elements, such as TVS diodes or capacitors, close to off-board connectors to make sure that return current from high-energy transients does not cause damage to sensitive devices.
  - Use large, wide traces to provide a low-impedance path to divert high-energy transients away from I/O pins.

### 11.1.1 Thermal Considerations

The DACx750 is designed for a maximum junction temperature of 150°C. In cases where the maximum AVDD is driving maximum current into ground, this junction temperature can be exceeded. Use 方程式 7 to determine the maximum junction temperature that can be reached.

$$\text{Power dissipation} = (T_J \text{ max} - T_A) / \theta_{JA} \quad (7)$$

where

- $T_J \text{ max} = 150^\circ\text{C}$
- $T_A$  is the ambient temperature
- $\theta_{JA}$  is the package-dependent, junction-to-ambient thermal resistance, found in 节 7.4.

The power dissipation is calculated by multiplying all the supply voltages with the currents supplied, which are found in the *Power Requirements* subsection of 节 7.5.

Consider an example: IOUT is enabled, supplying 24 mA into GND with a 25°C ambient temperature, AVDD of 24 V, and DVDD is generated internally. From the 节 7.5, the max value of AIDD = 3 mA when IOUT is enabled and DAC code = 0x0000. Also, the max value of DIDD = 1 mA. Accordingly, the worst-case power dissipation is  $24 \text{ V} \times (24 \text{ mA} + 3 \text{ mA} + 1 \text{ mA}) = 672 \text{ mW}$ . Using the  $\theta_{JA}$  value for the TSSOP package, we get  $T_J \text{ max} = 25^\circ\text{C} + (32.3 \times 0.672)^\circ\text{C} = 46.7^\circ\text{C}$ . At 85°C ambient temperature, the corresponding value of  $T_J \text{ max}$  is 106.7°C. Using this type of analysis, the system designer can both specify and design for the equipment operating conditions. Note that for enhanced thermal performance, connect the thermal pad in both packages to a copper plane.

### 11.2 Layout Example

图 11-1 shows an example layout for the DACx750 device based on a similar layout for the DACx760 from TIPD153.




图 11-1. Example Layout

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Single-Channel Industrial Voltage & Current Output Driver, Isolated, EMC/EMI Tested Reference Design](#)
- Texas Instruments, [Implementing HART™ Communication with the DAC8760 Family](#)

#### 12.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

#### 12.3 支持资源

TI E2E™ [支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

#### 12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

HART® is a registered trademark of HART Communication Foundation.

所有商标均为其各自所有者的财产。

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC7750IPWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC7750	Samples
DAC7750IPWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC7750	Samples
DAC7750IRHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC7750	Samples
DAC7750IRHAT	ACTIVE	VQFN	RHA	40	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC7750	Samples
DAC8750IPWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC8750	Samples
DAC8750IPWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC8750	Samples
DAC8750IRHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC8750	Samples
DAC8750IRHAT	ACTIVE	VQFN	RHA	40	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC8750	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7750IPWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
DAC7750IRHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DAC7750IRHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DAC8750IPWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC7750IPWPR	HTSSOP	PWP	24	2000	350.0	350.0	43.0
DAC7750IRHAR	VQFN	RHA	40	2500	367.0	367.0	38.0
DAC7750IRHAT	VQFN	RHA	40	250	210.0	185.0	35.0
DAC8750IPWPR	HTSSOP	PWP	24	2000	350.0	350.0	43.0



**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
DAC7750IPWP	PWP	HTSSOP	24	60	530	10.2	3600	3.5
DAC8750IPWP	PWP	HTSSOP	24	60	530	10.2	3600	3.5

## GENERIC PACKAGE VIEW


**PWP 24**

**PowerPAD™ TSSOP - 1.2 mm max height**

4.4 x 7.6, 0.65 mm pitch


PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224742/B


PWP0024J



# PACKAGE OUTLINE

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4225860/A 04/2020

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

# EXAMPLE BOARD LAYOUT

PWP0024J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

PWP0024J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
 BASED ON 0.125 mm THICK STENCIL  
 SCALE: 8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.58 X 5.88
0.125	3.20 X 5.26 (SHOWN)
0.15	2.92 X 4.80
0.175	2.70 X 4.45

4225860/A 04/2020

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW


**RHA 40**

**VQFN - 1 mm max height**

6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



Bottom View

4204276/E 06/11

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) Package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - Package complies to JEDEC MO-220 variation VJJD-2.

## THERMAL PAD MECHANICAL DATA

RHA (S-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206355-5/X 08/14

NOTES: A. All linear dimensions are in millimeters



RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司