











**TPS65186** 

ZHCS462A - JULY 2011-REVISED AUGUST 2015

# TPS65186 面向 E Ink<sup>®</sup> Vizplex™电子纸显示屏的 PMIC

### 1 特性

- 面向
  - E Ink® Vizplex™电子纸显示屏的单芯片电源管理解 决方案
- 通过单个低电压输入电源生成正负栅极和源级驱动 电压以及背板偏置电压
- 支持 9.7 英寸及以上的显示屏尺寸
- 输入电压范围: 3V 至 6V
- 用于正电源轨基 (Positive Rail Base) 的升压转换器
- 用于负电源轨基 (Negative Rail Base) 的反向降压-升压转换器
- 两个可调节的 LDO, 用于提供源级驱动电源
  - LDO1: 15V, 120mA (VPOS)
  - LDO2: -15V, 120mA (VNEG)
- 精确输出电压跟踪
  - VPOS VNEG = ±50mV
- 两个电荷泵,用于提供栅极驱动电源
  - CP1: 22V, 10mA (VDDH)
  - CP2: -20V, 12mA (VEE)
- 可调节的 VCOM 驱动器,用于提供精确的面板背 板偏置电压
  - 0V 至 -5.11V
  - 精度为 ± 1.5% (±10mV)
  - 9 位控制(标称步长为 10mV)
- 集成 10Ω、3.3V 电源开关(用于禁用 E-lnk 显示屏的系统电源轨)

### 2 应用

- 有源矩阵 E Ink Vizplex 显示屏的电源
- EPD 电源
- 电子书阅读器
- EPSON®S1D13522 (ISIS) 定时控制器
- EPSON<sup>®</sup>S1D13521 (宽幅印刷品)定时控制器
- 具有集成型或软件定时控制器的应用处理器 (OMAP™)

#### 3 说明


TPS65186 器件是一款单芯片电源,专为为便携式电子阅读器 应用中的 E Ink Vizplex 显示屏而设计。此器件支持 9.7 英寸及以上的显示屏尺寸。两个高效 DC-DC 升压转换器生成 ±16V 电压轨。这两个电压轨通过两个电荷泵分别升压至 22V 和 –20V,从而为 Vizplex显示屏提供栅极驱动电源。两个跟踪 LDO 生成 ±15V 源级驱动电源,最高支持 120mA 的输出电流。所有电压轨均可通过 I<sup>2</sup>C 接口进行调节,从而适应特定的显示屏要求。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS65186	VQFN (48)	7.00mm x 7.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

### 典型应用电路原理图





13 机械、封装和可订购信息......47

		目录			
1	特性			8.4 Device Functional Modes	24
2	应用			8.5 Programming	26
3				8.6 Register Maps	
4	修订历史记录		9	Application and Implementation	
5	说明(续)			9.1 Application Information	44
6	Pin Configuration and Functions			9.2 Typical Application	44
-	5		10	Power Supply Recommendations	46
7	Specifications		11	Layout	46
	7.1 Absolute Maximum Ratings			11.1 Layout Guidelines	
	7.3 Recommended Operating Conditions			11.2 Layout Example	46
	7.4 Thermal Information 6		12	器件和文档支持	47
	7.5 Electrical Characteristics 6			12.1 器件支持	47
	7.6 Timing Requirements: Data Transmission			12.2 社区资源	47
	7.7 Typical Characteristics			12.3 商标	47
	Potailed Description 15			12.4 静电放电警告	47

# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

#### Changes from Original (July 2011) to Revision A

Detailed Description ...... 15

8.2 Functional Block Diagram ...... 16 

**Page** 

•	Changed R <sub>OUT</sub> from "TBD" to "5 $\Omega$ "						. 8
	档支持部分以及机械、封装和可订购	有信息部分					1
•	己添加 <i>ESD</i> 额定值表,特性 描述语	3分,器件功能模式,	应用和实施部分,	电源相关建议部分,	布局部分,	器件和文	




#### 5 说明 (续)

该器件通过线性放大器来提供精确的背板偏置电压,并通过串行接口对电压值进行 9 位控制,电压值可调节范围为 0V 至 -5.11V;并且具备灌/拉电流能力,能够适应不同的显示屏条件。TPS65186 支持自动显示屏跳变电压测量, 免除了在生产线上手动进行 VCOM 校准的需要。测量结果会储存在非易失性存储器中,成为新的 VCOM 上电默认值。

TPS65186 采用间距为 0.5mm 的 48 引脚 7mm x 7mm<sup>2</sup> VQFN 封装。

### 6 Pin Configuration and Functions



**Pin Functions** 

PIN		1/0	DECORPTION				
NAME	NO.	1/0	DESCRIPTION				
AGND1	8	_	Analog ground for general analog circuitry				
AGND2	48	_	Reference point to external thermistor and linearization resistor				
DGND	6	_	Digital ground. Connect to ground plane.				
INT_LDO	7	0	Filter pin for 2.7-V internal supply				
nINT	2	0	Open drain interrupt pin (active low)				
N/C	9, 11, 13, 15, 19, 20, 21, 26, 38, 39	_	Not internally connected				



#### Pin Functions (continued)

PIN	1	1/0	DESCRIPTION		
NAME	-		DESCRIPTION		
PBKG	23	_	Die substrate. Connect to VN (–16 V) with short, wide trace. Wide copper trace will improve heat dissipation.		
PGND1	41	_	Power ground for DCDC1		
PGND2	33	_	Power ground for CP1 (VDDH) and CP2 (VEE) charge pumps		
PWR_GOOD	24	0	Open-drain power good output pin. Pin is pulled low when one or more rails are disabled or not in regulation. DCDC1, DCDC2, and VCOM have no effect on this pin. (1)		
PWRUP	22	1	Power-up pin. Pull this pin high to power up all output rails. (1)		
SCL	17	1	Serial interface (I <sup>2</sup> C) clock input		
SDA	18	I/O	Serial interface (I <sup>2</sup> C) data input/output		
TS	47	ı	Thermistor input pin. Connect a 10-k $\Omega$ NTC thermistor and a 43-k $\Omega$ linearization resistor between this pin and AGND.		
V3P3	46	0	Output pin of 3.3-V power switch		
VB	42	ı	Feedback pin for boost converter (DCDC1) and supply for VPOS LDO and VDDH charge pump		
VB_SW	40	0	Boost converter switch out (DCDC1)		
VCOM	14	1	Filter pin for panel common-voltage driver		
VCOM_CTRL	12	I	VCOM enable. Pull this pin high to enable the VCOM amplifier. When pin is pulled low and VN is enabled, VCOM discharge is enabled. (2)		
VCOM_PWR	16	1	Internal supply input pin to VCOM buffer. Connect to the output of DCDC2.		
VDDH_D	35	0	Base voltage output pin for positive charge pump (CP1)		
VDDH_DRV	36	0	Driver output pin for positive charge pump (CP1)		
VDDH_FB	34	1	Feedback pin for positive charge pump (CP1)		
VDDH_IN	37	1	Input supply pin for positive charge pump (CP1)		
VEE_D	31	1	Base voltage output pin for negative charge pump (CP2)		
VEE_DRV	30	0	Driver output pin for negative charge pump (CP2)		
VEE_FB	32	1	Feedback pin for negative charge pump (CP2)		
VEE_IN	29	1	Input supply pin for negative charge pump (CP2) (VEE)		
VIN	10	1	Input power supply to general circuitry		
VIN3P3	45	1	Input pin to 3.3-V power switch		
VIN_P	27	1	Input power supply to inverting buck-boost converter (DCDC2)		
VN	28	I	Feedback pin for inverting buck-boost converter (DCDC2) and supply for VNEG LDO and VEE charge pump		
VNEG	3	0	Negative supply output pin for panel source drivers		
VNEG_IN	4	1	Input pin for LDO2 (VNEG)		
VN_SW	25	0	Inverting buck-boost converter switch out (DCDC2)		
VREF	1	0	Filter pin for 2.25-V internal reference to ADC		
VPOS	44	0	Positive supply output pin for panel source drivers		
VPOS_IN	43	I	Input pin for LDO1 (VPOS)		
WAKEUP	5	I	Wake-up pin (active high). Pull this pin high to wake up from sleep mode. IC accepts I <sup>2</sup> C commands after WAKEUP pin is pulled high but power rails remain disabled until PWRUP pin is pulled high. <sup>(3)</sup>		
PowerPad	_	_	PowerPad, internally connected to PBKG. Connect to VN with short, wide trace. Wide copper trace will improve heat dissipation. PowerPad must not be connected to ground.		

<sup>(1)</sup> There will be 0-ns of deglitch for PWRx.
(2) There will be 62.52-µs of deglitch for VCOM\_CTRL.
(3) There will be 93.75-µs of deglitch for WAKEUP.



### 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	MIN	MAX	UNIT
Input voltage at VIN <sup>(2)</sup> , VIN_P, VIN3P3	-0.3	7	V
Ground pins to system ground	-0.3	0.3	V
Voltage at SDA, SCL, WAKEUP, PWRUP, VCOM_CTRL, VDDH_FB, VEE_FB, PWR_GOOD, nINT	-0.3	3.6	V
Voltage on VB, VB_SW, VPOS_IN, VDDH_IN	-0.3	20	V
Voltage on VN, VEE_IN, VCOM_PWR, VNEG_IN	-20	0.3	V
Voltage from VIN_P to VN_SW	-0.3	30	V
Peak output current	Internall	y limited	mA
Continuous total power dissipation		2	W
T <sub>J</sub> Operating junction temperature	-10	125	°C
T <sub>A</sub> Operating ambient temperature (3)	-10	85	°C
T <sub>stg</sub> Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Elec		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
	Input voltage at VIN, VIN_P, VIN3P3	3	3.7	6	V
	Voltage at SDA, SCL, WAKEUP, PWRUP, VCOM_CTRL, VDDH_FB, VEE_FB, PWR_GOOD, nINT	0		3.6	V
T <sub>A</sub>	Operating ambient temperature	-10		85	°C
$T_{J}$	Operating junction temperature	-10		125	°C

<sup>(3)</sup> TI recommends that copper plane in proper size on board be in contact with die thermal pad to dissipate heat efficiently. Thermal pad is electrically connected to PBKG, which is supposed to be tied to the output of buck-boost converter. Thus wide copper trace in the buck-boost output will help heat dissipated efficiently.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.4 Thermal Information

		TPS65186	
	THERMAL METRIC <sup>(1)</sup>	RGZ [VQFN]	UNIT
		48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	30	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	15.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	6.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.9	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 7.5 Electrical Characteristics

 $V_{IN}$  = 3.7 V,  $T_A$  = -10°C to 85°C, Typical values are at  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VO	LTAGE		'		'	
V <sub>IN</sub>	Input voltage range		3	3.7	6	V
V <sub>UVLO</sub>	Undervoltage lockout threshold	V <sub>IN</sub> falling		2.9		V
V <sub>HYS</sub>	Undervoltage lockout hysteresis	V <sub>IN</sub> rising		400		mV
INPUT CU	RRENT					
IQ	Operating quiescent current into V <sub>IN</sub>	Device switching, no load		5.5		mA
I <sub>STD</sub>	Operating quiescent current into V <sub>IN</sub>	Device in standby mode		130		μA
I <sub>SLEEP</sub>	Shutdown current	Device in sleep mode		3.5	10	μΑ
INTERNAL	SUPPLIES					
VI <sub>NT_LDO</sub>	Internal supply			2.7		V
C <sub>INT_LDO</sub>	Nominal output capacitor	Capacitor tolerance ±10%	1	4.7		μF
$V_{REF}$	Internal supply			2.25		V
C <sub>REF</sub>	Nominal output capacitor	Capacitor tolerance ±10%	3.3	4.7		μF
DCDC1 (P	OSITIVE BOOST REGULATOR)		·			
V <sub>IN</sub>	Input voltage range		3	3.7	6	V
V <sub>IN</sub>	Power good threshold	Fraction of nominal output voltage		90%		
	Power good time-out	Not tested in production		50		ms
	Output voltage range			16		V
V <sub>OUT</sub>	DC set tolerance		-4.5%		4.5%	
I <sub>OUT</sub>	Output current				250	mA
R <sub>DS(ON)</sub>	MOSFET ON-resistance	V <sub>IN</sub> = 3.7 V		350		mΩ
	Switch current limit			1.5 <sup>(1)</sup>		Α
I <sub>LIMIT</sub>	Switch current accuracy		-30%		30%	
$f_{SW}$	Switching frequency			1		MHz
L <sub>DCDC1</sub>	Inductor			2.2		μΗ
C <sub>DCDC1</sub>	Nominal output capacitor	Capacitor tolerance ±10%	1	2 × 4.7		μF
ESR	Output capacitor ESR			20		mΩ

<sup>(1)</sup> Contact TI for 1-A, 2-A, or 2.5-A option.



# **Electrical Characteristics (continued)**

 $V_{IN}$  = 3.7 V,  $T_A$  = -10°C to 85°C, Typical values are at  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DCDC2 (IN	VERTING BUCK-BOOST REGULA	ATOR)				
V <sub>IN</sub>	Input voltage range		3	3.7	6	V
DC	Power good threshold	Fraction of nominal output voltage		90%		
PG	Power good time-out	Not tested in production		50		ms
V	Output voltage range			-16		V
V <sub>OUT</sub>	DC set tolerance		-4.5%		4.5%	
I <sub>OUT</sub>	Output current				250	mA
R <sub>DS(ON)</sub>	MOSFET ON-resistance	V <sub>IN</sub> = 3.7 V		350		mΩ
	Switch current limit			1.5 <sup>(1)</sup>		Α
I <sub>LIMIT</sub>	Switch current accuracy		-30%		30%	
L <sub>DCDC1</sub>	Inductor			4.7		μΗ
C <sub>DCDC1</sub>	Nominal output capacitor	Capacitor tolerance ±10%	1	3x4.7		μF
ESR	Capacitor ESR			20		mΩ
LDO1 (VPC	OS)					
V <sub>POS_IN</sub>	Input voltage range		15.2	16	16.8	V
DO.	Power good threshold	Fraction of nominal output voltage		90%		
PG	Power good time-out	Not tested in production		50		ms
V <sub>SET</sub>	Output voltage set value	V <sub>IN</sub> = 16 V, VSET[2:0] = 0x3h to 0x6h	14.25	15	15	V
$V_{INTERVAL}$	Output voltage set resolution	V <sub>IN</sub> = 16 V		250		mV
V <sub>OUTTOL</sub>	Output tolerance	V <sub>SET</sub> = 15 V, I <sub>LOAD</sub> = 20 mA	-1%		1%	
$V_{DROPOUT}$	Dropout voltage	$I_{LOAD} = 120 \text{ mA}$			250	mV
$V_{LOADREG}$	Load regulation – DC	$I_{LOAD} = 10\%$ to 90%			1%	
I <sub>LOAD</sub>	Load current range				120	mA
I <sub>LIMIT</sub>	Output current limit		120			mA
C <sub>LDO1</sub>	Nominal output capacitor	Capacitor tolerance ±10%	1	4.7		μF
LDO2 (VNI	EG)					
$V_{NEG\_IN}$	Input voltage range		16.8	16	-15.2	V
PG	Power good threshold	Fraction of nominal output voltage		90%		
PG	Power good time-out	Not tested in production		50		ms
V <sub>SET</sub>	Output voltage set value	$V_{IN} = -16 \text{ V}$ VSET[2:0] = 0x3h to 0x6h	-15	-15	-14.25	V
V <sub>INTERVAL</sub>	Output voltage set resolution	V <sub>IN</sub> = -16 V		250		mV
V <sub>OUTTOL</sub>	Output tolerance	V <sub>SET</sub> = -15 V, I <sub>LOAD</sub> = -20 mA	-1%		1%	
V <sub>DROPOUT</sub>	Dropout voltage	I <sub>LOAD</sub> = 120 mA			250	mV
$V_{LOADREG}$	Load regulation – DC	$I_{LOAD}$ = 10% to 90% of $I_{LOAD,MAX}$			1%	
I <sub>LOAD</sub>	Load current range				120	mA
I <sub>LIMIT</sub>	Output current limit		120			mA
C <sub>LDO2</sub>	Nominal output capacitor	Capacitor tolerance ±10%	1	4.7		μF



# **Electrical Characteristics (continued)**

 $V_{IN}$  = 3.7 V,  $T_A$  = -10°C to 85°C, Typical values are at  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LD01 (POS	6) AND LDO2 (VNEG) TRACKING					
$V_{DIFF}$	Difference between VPOS and VNEG	$V_{SET} = \pm 15 \text{ V},$ $I_{LOAD} = \pm 20 \text{ mA}, 0^{\circ}\text{C to } 60^{\circ}\text{C}$	-50		50	mV
VCOM DR	VER		·		·	
I <sub>VCOM</sub>	Drive current			15		mA
VDIFF VCOM DRIV VCOM  VCOM  ROUT RIN CVCOM  CP1 (VDDH VDDH_IN PG  VDDH_OUT ILOAD FSW CD CCO CP2 (VEE) I	Allowed operating range	Outside this range VCOM is shut down and VCOMF interrupt is set	-5.5		1	٧
	A	VCOM[8:0] = 0x07Dh (-1.25 V), V <sub>IN</sub> = 3.4 V to 4.2 V, no load	-0.8%		0.8%	
$V_{COM}$	Accuracy	VCOM[8:0] = 0x07Dh (-1.25 V), V <sub>IN</sub> = 3 V to 6 V, no load	-1.5%		1.5%	
VCOM DRIVI IVCOM  ROUT RIN CVCOM  CP1 (VDDH) VDDH_IN PG VBB VDDH_OUT ILOAD ICO CP2 (VEE) N VEE_IN PG VFB VEE_OUT ILOAD ICOAD I	Output voltage range		-5.11		0	V
	Resolution	1LSB		10		mV
	Max number of EEPROM writes	V <sub>COM</sub> calibration			100	
R <sub>OUT</sub>	Output impedance	VCOM_CTRL = high, Hi-Z = 0		5		Ω
	Input impedance, HiZ state	HiZ = 1	150			$M\Omega$
C <sub>VCOM</sub>	Nominal output capacitor	Capacitor tolerance ±10%	3.3	4.7		μF
CP1 (VDDI	H) CHARGE PUMP		!		·	
$V_{DDH\_IN}$	Input voltage range		15.2	16	16.8	V
R <sub>IN</sub> CVCOM CP1 (VDDH) VDDH_IN PG VFB VDDH_OUT ILOAD	Power good threshold	Fraction of nominal output voltage		90%		
	Power good time-out	Not tested in production		50		ms
V <sub>DDH_IN</sub> PG - V <sub>FB</sub> - V <sub>DDH_OUT</sub>	Feedback voltage			0.998		V
V <sub>FB</sub>	Accuracy	I <sub>LOAD</sub> = 2 mA	-2%		2%	
V <sub>DDH_OUT</sub>	Output voltage range	V <sub>SET</sub> = 22 V, I <sub>LOAD</sub> = 2 mA	21	22	23	V
	Load current range				10	mA
$f_{SW}$	Switching frequency			560		kHz
C <sub>D</sub>	Driver capacitor			10		nF
Co	Output capacitor		1	2.2		μF
CP2 (VEE)	NEGATIVE CHARGE PUMP					
V <sub>EE_IN</sub>	Input voltage range		16.8	-16	-15.2	V
	Power good threshold	Fraction of nominal output voltage		90%		
PG	Power good time-out	Not tested in production		50		ms
M	Feedback voltage			-0.994		V
R <sub>OUT</sub> R <sub>IN</sub> CVCOM CP1 (VDDH) VDDH_IN PG VFB VDDH_OUT ILOAD FSW CD CP2 (VEE) N VEE_IN PG VFB VEE_OUT ILOAD FSW	Accuracy	I <sub>LOAD</sub> = 2 mA	-2%		2%	
V <sub>EE_OUT</sub>	Output voltage range	$V_{SET} = -20 \text{ V}, I_{LOAD} = 3 \text{ mA}$	-21	-20	-19	V
	Load current range				12	mA
	Switching frequency			560		kHz
	Driver capacitor			10		nF
Co	Nominal output capacitor	Capacitor tolerance ±10%	1	2.2		μF



# **Electrical Characteristics (continued)**

 $V_{IN} = 3.7 \text{ V}$ ,  $T_A = -10^{\circ}\text{C}$  to 85°C, Typical values are at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN3P3 TO	V3P3 SWITCH		,			
D	MOSEET ON registence	VIN3P3 = 3.3 V, I <sub>D</sub> = 10 mA Over full temperature range		10.5		0
R <sub>DS(ON)</sub>	MOSFET ON-resistance	VIN3P3 = 2.7 V, I <sub>D</sub> = 10 mA Over full temperature range		12.3		Ω
R <sub>DIS</sub>	Discharge impedance to ground	V3P3EN = 0	800	1000	1200	Ω
THERMIST	OR MONITOR <sup>(2)</sup>					
A <sub>TMS</sub>	Temperature to voltage ratio	Not tested in production		-0.0161		V/°C
Offset <sub>TMS</sub>	Offset	Temperature = 0°C		1.575		٧
$V_{TMS\_HOT}$	Temp hot trip voltage (T = 50°C)	TEMP_HOT_SET = 0x8C		0.768		V
$V_{TMS\_COOL}$	Temp hot escape voltage (T = 45°C)	TEMP_COOL_SET = 0x82		0.845		V
$V_{TMS\_MAX}$	Maximum input level			2.25		V
R <sub>NTC_PU</sub>	Internal pullup resistor			7.307		kΩ
R <sub>LINEAR</sub>	External linearization resistor			43		kΩ
ADC <sub>RES</sub>	ADC resolution	Not tested in production, 1 bit		16.1		mV
ADC <sub>DEL</sub>	ADC conversion time	Not tested in production		19		μs
TMST <sub>TOL</sub>	Accuracy	Not tested in production	-1		1	LSB
LOGIC LEV	/ELS AND TIMING CHARTERISTICS (	SCL, SDA, nINT, PWR_GOOD, PWRUP)				
V <sub>OL</sub>	Output low threshold level	I <sub>O</sub> = 3 mA, sink current (SDA, nINT, PWR_GOOD)			0.4	٧
$V_{IL}$	Input low threshold level				0.4	V
V <sub>IH</sub>	Input high threshold level		1.2			V
I <sub>(bias)</sub>	Input bias current	V <sub>IO</sub> = 1.8 V			1	μA
	Deglitch time, WAKEUP pin	Not tested in production		500		
<sup>t</sup> deglitch	Deglitch time, PWRUP pin	Not tested in production		400		μs
f <sub>SCL</sub>	SCL clock frequency				400	kHz
	I <sup>2</sup> C slave address	7-bit address		0	× 48h <sup>(3)</sup>	
OSCILLATO	OR					
fosc	Oscillator frequency			9		MHz
	Frequency accuracy	$T_A = -40$ °C to 85°C	-10%		10%	
THERMAL	SHUTDOWN					
T <sub>SHTDWN</sub>	Thermal trip point			150		°C
	Thermal hysteresis			20		ô

<sup>(2) 10-</sup>kΩ Murata NCP18XH103F03RB thermistor (1%) in parallel with a linearization resistor (43 kΩ, 1%) are used at TS pin for panel temperature measurement.

<sup>(3)</sup> Contact TI for alternate address of 0 x 68h.



# 7.6 Timing Requirements: Data Transmission

 $V_{BAT}$  = 3.6 V ±5%,  $T_A$  = 25°C,  $C_L$  = 100 pF (unless otherwise noted)

			MIN	NOM MAX	UNIT
f <sub>(SCL)</sub>	Serial clock frequency		100	400	kHz
	Hold time (repeated) START condition. After this	SCL = 100 kHz	4		μs
t <sub>HD;STA</sub>	period, the first clock pulse is generated.	SCL = 400 kHz	600		ns
	LOW resided of the OOL sheets	SCL = 100 kHz	4.7		
$t_{LOW}$	LOW period of the SCL clock	SCL = 400 kHz	1.3		μs
	LUCII nariad at the CCI plant	SCL = 100 kHz	4		μs
t <sub>HIGH</sub> HIGH period of the SCL clock		SCL = 400 kHz	600		ns
	Output time (on a part of OTART and Side	SCL = 100 kHz	4.7		μs
t <sub>SU;STA</sub>	Setup time for a repeated START condition	SCL = 400 kHz	600		ns
	Data hald Co.	SCL = 100 kHz	0	3.45	μs
t <sub>HD;DAT</sub>	Data hold time	SCL = 400 kHz	0	900	ns
	Data asker face	SCL = 100 kHz	250		
t <sub>SU;DAT</sub>	Data setup time	SCL = 400 kHz	100		ns
	Disa time of both CDA and COI signals	SCL = 100 kHz		1000	
t <sub>r</sub>	Rise time of both SDA and SCL signals	SCL = 400 kHz		300	ns
	Fall time of both CDA and CCI simula	SCL = 100 kHz		300	
t <sub>f</sub>	Fall time of both SDA and SCL signals	SCL = 400 kHz		300	ns
	Cotion time for CTOP and dition	SCL = 100 kHz	4		μs
t <sub>SU;STO</sub>	Setup time for STOP condition	SCL = 400 kHz	600		ns
	Doe From Time Between Other and Other One Hills	SCL = 100 kHz	4.7		
t <sub>BUF</sub>	Bus Free Time Between Stop and Start Condition	SCL = 400 kHz	1.3		μs
	Pulse width of spikes that must be suppressed by	SCL = 100 kHz	n/a	n/a	
t <sub>SP</sub>	the input filter	SCL = 400 kHz	0	50	ns
0	Consolitive lead for each burning	SCL = 100 kHz		400	
C <sub>b</sub>	Capacitive load for each bus line	SCL = 400 kHz		400	pF





Figure 1. I<sup>2</sup>C Data Transmission Timing






Minimum delay time between WAKEUP rising edge and IC ready to accept I<sup>2</sup>C transaction.

In this example, the first power-up sequence is started by pulling the PWRUP pin high (rising edge). Power-down is initiated by pulling the WAKEUP pin low (device enters sleep mode). The second power-up sequence is initiated by pulling the WAKEUP pin high while the PWRUP pin is also high (power up from sleep to active).

Figure 2. Power-Up and Power-Down Timing Diagram




### 7.7 Typical Characteristics






### **Typical Characteristics (continued)**



### TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**





### 8 Detailed Description

#### 8.1 Overview

The TPS65186 device provides two adjustable LDOs, inverting buck-boost converter, boost converter, thermistor monitoring, and flexible power-up and power-down sequencing. The system can be supplied by a regulated input voltage ranging from 3 V to 6 V. The device is characterized across a –10°C to 85°C temperature range, best suited for personal electronic applications.

The I<sup>2</sup>C interface provides comprehensive features for using the TPS65186. All rails can be enabled or disabled. Power-up and power-down sequences can also be programmed through the I<sup>2</sup>C interface, as well as thermistor configuration and interrupt configuration. Voltage adjustment can also be controlled by the I<sup>2</sup>C interface.

The adjustable LDOs can supply up to 120 mA of current. The default output voltages for each LDO can be adjusted through the I<sup>2</sup>C interface. LDO1 (VPOS) and LDO2 (VNEG) track each other in a way that they are of opposite sign but same magnitude. The sum of VLDO1 and VLOD2 is guaranteed to be less than 50 mV.


There are two charge pumps: VDDH and VEE 10 mA and 12 mA respectively. These charge pumps boost the DC-DC boost converters ±16-V rails to provide a gate channel supply.

The power good functionality is open-drain output, if any of the four power rails (CP1, CP2, LDO1, LDO2) are not in regulation, encounters a fault, or is disabled the pin is pulled low. PWR\_GOOD remains low if one of the rails is not enabled by the host and only after all rails are in regulation PWR\_GOOD is released to Hi-Z state (pulled up by external resistor).

The TPS65186 provides circuitry to bias and measure an external NTC to monitor the display panel temperature in a range from  $-10^{\circ}$ C to  $85^{\circ}$ C with and accuracy of  $\pm 1^{\circ}$ C from  $0^{\circ}$ C to  $50^{\circ}$ C. Temperature measurement are triggered by the controlling host and the last temperature reading is always stored in the TMST\_VALUE register. Interrupts are issued when the temperature exceeds the programmable HOT, or drops below the programmable COLD threshold, or when the temperature has changed by more than a user-defined threshold from the baseline value.

This device is offered in a 48-Pin, 0.5-mm Pitch, 7 mm × 7 mm × 0.9 mm (VQFN) RGZ package.

### 8.2 Functional Block Diagram





#### 8.3 Feature Description

### 8.3.1 Wake-Up and Power-Up Sequencing

The power-up and power-down order and timing is defined by user register settings. The default settings support the E Ink Vizplex panel and typically do not need to be changed.

In SLEEP mode the TPS65186 is completely turned off, the I<sup>2</sup>C registers are reset, and the device does not accept any I<sup>2</sup>C transaction. Pull the WAKEUP pin high with the PWRUP pin low and the device enters STANDBY mode that enables the I<sup>2</sup>C interface. Write to the UPSEQ0 register to define the order in which the output rails are enabled at power-up and to the UPSEQ1 registers to define the power-up delays between rails. Finally, set the ACTIVE bit in the ENABLE register to 1 to execute the power-up sequence and bring up all power rails. Alternatively, pull the PWRUP pin high (rising edge).

After the ACTIVE bit has been set, the negative boost converter (VN) is powered up first, followed by the positive boost (VB). The positive boost enable is gated by the internal power-good signal of the negative boost. Once VB is in regulation, it issues an internal power-good signal and after delay time UDLY1 has expired, STROBE1 is issued. The rail assigned to STROBE1 will power up next and after its power-good signal has been asserted and delay time UDLY2 has expired, STROBE2 is issued. The sequence continues until STROBE4 has occurred and the last rail has been enabled.

To power down the device, set the STANDBY bit of the ENABLE register to 1 or pull the PWRUP pin low (falling edge) and the TPS65186 will power down in the order defined by DWNSEQx registers. The delay times DDLY2, DDLY3, and DDLY4 are weighted by a factor of DFCTR which allows the user to space out the power down of the rails to avoid crossing during discharge. DFCTR is located in register DWNSEQ1. The positive boost (VB) is shut down together with the last rail at STROBE4. However, the negative boost (VN) remains up and running for another 50 ms. Then VN is powered down and the device enters STANDBY or SLEEP mode, depending on the WAKEUP pin.

If either the ACTIVE bit is set or the PWRUP pin is pulled high while the device is powering down, the power-down sequence (STROBE1-4) is completed first, followed by a power-up sequence. VB and VN may or may not be powered down and depending on the relative timing of STROBE4 to the new power-up event.


During power-up, if the STANDBY bit is set or the PWRUP pin is pulled low, the power-up sequence is aborted and the power-down sequence starts immediately.


#### 8.3.2 Dependencies Between Rails

Charge pumps, LDOs, and VCOM driver are dependent on the positive and inverting buck-boost converters and several dependencies exist that affect the power-up sequencing. These dependencies are the following:

- Inverting buck-boost (DCDC2) must be in regulation before positive boost (DCDC1) can be enabled. Internally, DCDC1 enable is gated by DCDC2 power good.
- Positive boost (DCDC1) must be in regulation before LDO2 (VNEG) can be enabled. Internally LDO2 enable
  is gated DCDC1 power good.
- Positive boost (DCDC1) must be in regulation before VCOM can be enabled. Internally VCOM enable is gated by DCDC1 power good.
- Positive boost (DCDC1) must be in regulation before negative charge pump (CP2) can be enabled. Internally CP2 enable is gated by DCDC1 power good.
- Positive boost (DCDC1) must be in regulation before positive charge pump (CP1) can be enabled. Internally CP1 enable is gated by DCDC1 power good.
- LDO2 must be in regulation before LDO1 can be enabled. Internally LDO1 enable is gated by LDO2 power good.







TOP: Power-up sequence is defined by assigning strobes to individual rails. STROBE1 is the first strobe to occur after ACTIVE bit is set and STROBE4 is the last event in the sequence. Strobes are assigned to rails in UPSEQ0 register and delays between STROBES are defined in UPSEQ1 register.

BOTTOM: Power-down sequence is independent of power-up sequence. Strobes and delay times for power down sequence are set in DWNSEQ0 and DWNSEQ1 register.

Figure 20. Power-Up and Power-Down Sequence

#### 8.3.3 Soft Start

TPS65186 supports soft start for all rails, that is, inrush current is limited during startup of DCDC1, DCDC2, LDO1, LDO2, CP1, and CP2. If DCDC1 or DCDC2 are unable to reach power-good status within 50 ms, the corresponding UV flag is set in the interrupt registers, the interrupt pin is pulled low, and the device enters STANDBY mode. LDO1, LDO2, positive and negative charge pumps also have a 50-ms power-good time-out limit. If either rail is unable to power up within 50 ms after it has been enabled, the corresponding UV flag is set and the interrupt pin is pulled low. However, the device will remain in ACTIVE mode in this case.

#### 8.3.4 VPOS/VNEG Supply Tracking

LDO1 (VPOS) and LDO2 (VNEG) track each other in a way that they are of opposite sign but same magnitude. The sum of VLDO1 and VLOD2 is guaranteed to be less than 50 mV.



#### 8.3.5 V3P3 Power Switch

The integrated power switch is used to cut the 3.3-V supply to the EPD panel and is controlled through the V3P3\_EN pin of the ENABLE register. In SLEEP mode the switch is automatically turned off and its output is discharged to ground. The default power-up state is OFF. To turn the switch ON, set the V3P3\_ENbit to 1.

#### 8.3.6 VCOM Adjustment

VCOM is the output of a power-amplifier with an output voltage range of 0 V to -5.11 V, adjustable in 10-mV steps. In a typical application VCOM is connected to the VCOM terminal of the EPD panel and the amplifier is controlled through the VCOM\_CTRL pin. With VCOM\_CTRL high, the amplifier drives the VCOM pin to the voltage specified by the VCOM1 and VCOM2 register.

For ease of design, the VCOM\_CTRL pin may also be tied to the battery or IO supply. In this case, VCOM is enabled with STROBE4 during the power-up sequence and disabled on STROBE1 of the power-down sequence. Therefore VCOM is the last rail to be enabled and the first to be disabled.

#### 8.3.6.1 Kick-Back Voltage Measurement

TPS65186 can perform a voltage measurement on the VCOM pin to deter87/mine the kick-back voltage of the panel. This allows in-system calibration of VCOM. To perform a kick-back voltage measurement, follow these steps:

- Pull the WAKEUP pin and the PWRUP pin high to enable all output rails.
- Set the Hi-Z bit in the VCOM2 register. This puts the VCOM pin in a high-impedance state.
- Drive the panel with the Null waveform. Refer to E-lnk specification for detail.
- Set the ACQ bit in the VCOM2 register to 1. This starts the measurement routine.
- When the measurement is complete, the ACQC (Acquisition Complete) bit in the INT1 register is set and the nINT pin is pulled low.
- The measurement result is stored in the VCOM[8:0] bits of the VCOM1 and VCOM2 register.

The measurement result is not automatically programmed into nonvolatile memory. Changing the power-up default is described in *Storing the VCOM Power-Up Default Value in Memory*.

#### 8.3.6.2 Storing the VCOM Power-Up Default Value in Memory

The power-up default value of VCOM can be user-set and programmed into nonvolatile memory. To do so, write the default value to the VCOM[8:0] bits of the VCOM1 and VCOM2 register, then set the PROG bit in VCOM2 register to 1. First, all power rails are shut down, then the VCOM[8:0] value is committed to nonvolatile memory such that it becomes the new power-up default. Once programming is complete, the PRGC bit in the INT1 register is set and the nINT pin is pulled low. To verify that the new value has been saved properly, first write the VCOM[8:0] bits to 0x000h, then pull the WAKEUP pin low. After the WAKEUP pin is pulled back high, read the VCOM[8:0] bits to verify that the new default value is correct.




Figure 21. Block Diagram of VCOM Circuit






Figure 22. VCOM Calibration Flow



#### 8.3.7 Fault Handling and Recovery

The TPS65186 monitors input/output voltages and die temperature; the device will take action if operating conditions are outside normal limits when the following are encountered:

- Thermal Shutdown (TSD)
- Positive Boost Undervoltage (VB\_UV)
- Inverting Buck-Boost Undervoltage (VN\_UV)
- Input Undervoltage Lockout (UVLO)

The TPS65186 shuts down all power rails and enters STANDBY mode. Shutdown follows the order defined by DWNSEQx registers. The exception is VCOM fault witch leads to immediate shutdown of all rails. Once a fault is detected, the PWR\_GOOD and nINT pins are pulled low and the corresponding interrupt bit is set in the interrupt register. Power rails cannot be re-enabled unless the interrupt bits have been cleared by reading the INT1 and INT2 register. Alternatively, toggling the WAKEUP pin also resets the interrupt bits. As the PWRUP input is edge sensitive, the host must toggle the PWRUP pin to re-enable the rails through GPIO control, that is, it must bring the PWRUP pin low before asserting it again. Alternatively rails can be re-enabled through the I<sup>2</sup>C interface.

Whenever the TPS65186 encounters undervoltage on VNEG (VNEG\_UV), VPOS (VPOS\_UV), VEE (VEE\_UV), or VDDH (VDDH\_UV), rails are not shut down but the PWR\_GOOD and nINT is pulled low with the corresponding interrupt bit set. The device remains in ACTIVE mode and recovers automatically once the fault has been removed.

#### 8.3.8 Power Good Pin

The power good pin (PWR\_GOOD) is an open-drain output that is pulled high (by an external pullup resistor) when all four power rails (CP1, CP2, LDO1, LDO2) are in regulation and is pulled low if any of the rails encounters a fault or is disabled. PWR\_GOOD remains low if one of the rails is not enabled by the host and only after all rails are in regulation PWR GOOD is released to Hi-Z state (pulled up by external resistor).

#### 8.3.9 Interrupt Pin

The interrupt pin (nINT) is an open-drain output that is pulled low whenever one or more of the INT1 or INT2 bits are set. The nINT pin is released (returns to Hi-Z state) and fault bits are cleared once the register with the set bit has been read by the host. If the fault persists, the nINT pin will be pulled low again after a maximum of 32 µs.

Interrupt events can be masked by re-setting the corresponding enable bit in the INT\_EN1 and INT\_EN2 register, that is, the user can determine which events cause the nINT pin to be pulled low. The status of the enable bits affects the nINT pin only and has no effect on any of the protection and monitoring circuits or the INT1/INT2 bits themselves.

Persisting faults such as thermal shutdown can cause the nINT pin to be pulled low for an extended period of time which can keep the host in a loop trying to resolve the interrupt. If this behavior is not desired, set the corresponding mask bit after receiving the interrupt and keep polling the INT1/INT2 register to see when the fault condition has disappeared. After the fault is resolved, unmask the interrupt bit again.

#### 8.3.10 Panel Temperature Monitoring

The TPS65186 provides circuitry to bias and measure an external Negative Temperature Coefficient Resistor (NTC) to monitor the display panel temperature in a range from –10°C to 85°C with and accuracy of ±1°C from 0°C to 50°C. Temperature measurement must be triggered by the controlling host and the last temperature reading is always stored in the TMST\_VALUE register. Interrupts are issued when the temperature exceeds the programmable HOT, or drops below the programmable COLD threshold, or when the temperature has changed by more than a user-defined threshold from the baseline value. Details are explained under *Hot, Cold, and Temperature-Change Interrupts*.



#### 8.3.10.1 NTC Bias Circuit

Figure 23 shows the block diagram of the NTC bias and measurement circuit. The NTC is biased from an internally generated 2.25-V reference voltage through an integrated 7.307-k $\Omega$  bias resistor. A 43-k $\Omega$  resistor is connected parallel to the NTC to linearize the temperature response curve. The circuit is designed to work with a nominal 10-k $\Omega$  NTC and achieves accuracy of ±1°C from 0°C to 50°C. The voltage drop across the NTC is digitized by a 10-bit SAR ADC and translated into an 8-bit two's complement by digital per Table 1.

**Table 1. ADC Output Value vs Temperature** 

TEMPERATURE	TMST_VALUE[7:0]
< -10°C	1111 0110
-10°C	1111 0110
−9°C	1111 0111
-2°C	1111 1110
−1°C	1111 1111
0°C	0000 0000
1°C	0000 0001
2°C	0000 0010
25°C	0001 1001
85°C	0101 0101
> 85°C	0101 0101




Figure 23. NTC Bias and Measurement Circuit

A temperature measurement is triggered by setting the READ\_THERM bit of the TMST1 register to 1.During the A/D conversion the CONV\_END bit of the TMST1 register reads 0, otherwise it reads 1. At the end of the A/D conversion the EOC bit in the INT2 register is set and the temperature value is available in the TMST\_VALUE register.



#### 8.3.10.2 Hot, Cold, and Temperature-Change Interrupts

Each temperature acquisition is compared against the programmable TMST\_HOT and TMST\_COLD thresholds and to the baseline temperature, to determine if the display is within allowed operating temperature range and if the temperature has changed by more than a user-defined threshold since the last update. The first temperature reading after the WAKEUP pin has been pulled high automatically becomes the baseline temperature. Any subsequent reading is compared against the baseline temperature. If the difference is equal or greater than the threshold value, an interrupt is issued (DTX bit in register INT1 is set to 1) and the latest value becomes the new baseline. If the difference is less than the threshold value, no action is taken. The threshold value is defined by DT[1:0] bits in the TMST1 register and has a default value of ±2°C. In summary:

- When the temperature is equal or less than the TMST\_COLD[3:0] threshold, the TMST\_COLD interrupt bit of the INT1 register is set, and the nINT pin is pulled low.
- When the temperature is greater than TMST\_COLD but lower then TMST\_HOT, no action is taken.
- When the temperature is equal or greater than the TMST\_HOT[3:0] threshold, the TMST\_HOT interrupt bit of the INT1 register is set, and the nINT pin is pulled low.
- If the last temperature is different from the baseline temperature by ±2°C (default) or more, the DTX interrupt bit of the INT1 register is set. The latest temperature becomes the new baseline temperature. By default the DTX interrupt is disabled, that is, the nINT pin is not pulled low unless the DTX\_EN bit was previously set high.
- If the last temperature change is less than ±2°C (default), no action is taken.

#### 8.3.10.3 Typical Application of the Temperature Monitor

In a typical application the temperature monitor and interrupts are used in the following manner:

- After the WAKEUP pin has been pulled high, the Application Processor (AP) writes 0x80h to the TMST1 register (address 0x0Dh). This starts the temperature measurement.
- The AP waits for the EOC interrupt. Alternatively the AP can poll the CONV\_END bit in register TMST1. This will notify the AP that the A/D conversion is complete and the new temperature reading is available in the TMST\_VALUE register (address (0x00h).
- The AP reads the temperature value from the TMST\_VALUE register (address (0x00h).
- If the temperature changes by ±2°C (default) or more from the first reading, the processor is notified by the DTX interrupt. The A/P may or may not decide to select a different set of waveforms to drive the panel.
- If the temperature is outside the allowed operating range of the panel, the processor is notified by the THOT and TCOLD interrupts, respectively. The processor may or may not decide to continue with the page update.
- When an overtemperature or undertemperature has been detected, the AP must reset the TMST\_HOT\_EN or TMST\_COLD\_EN bits, respectively, to avoid the nINT pin to be continuously pulled low. The TMST\_HOT and TMST\_COLD interrupt bits then must be polled continuously, to determine when the panel temperature recovers to the normal operating range. Once the temperature has recovered, the TMST\_HOT\_EN or TMST\_COLD\_EN bits must be set to 1 again and normal operation can resume.

#### 8.4 Device Functional Modes

The TPS65186 has three modes of operation, SLEEP, STANDBY, and ACTIVE. SLEEP mode is the lowest-power mode in which all internal circuitry is turned off. In STANDBY, all power rails are shut down but the device is ready to accept commands through the I<sup>2</sup>C interface. In ACTIVE mode one or more power rails are enabled.

#### 8.4.1 SLEEP

This is the lowest power mode of operation. All internal circuitry is turned off, registers are reset to default values and the device does not respond to I<sup>2</sup>C communications. TPS65186 enters SLEEP mode whenever WAKEUP pin is pulled low.

#### 8.4.2 STANDBY

In STANDBY all internal support circuitry is powered up and the device is ready to accept commands through the I<sup>2</sup>C interface but none of the power rails are enabled. The device enters STANDBY mode when the WAKEUP pin is pulled high and either the PWRUP pin is pulled low or the STANDBY bit is set. The device also enters STANDBY mode if input undervoltage lockout (UVLO), positive boost undervoltage (VB\_UV), or inverting buckboost undervoltage (VN\_UV) is detected, thermal shutdown occurs, or the PROG bit is set (see Figure 22)

#### **8.4.3 ACTIVE**

The device is in ACTIVE mode when any of the output rails are enabled and no fault condition is present. This is the normal mode of operation while the device is powered up.

#### 8.4.4 Mode Transitions

#### 8.4.4.1 SLEEP → ACTIVE

WAKEUP pin is pulled high with PWRUP pin high. Rails come up in the order defined by the UPSEQx registers (OK to tie WAKEUP and PWRUP pin together).

#### 8.4.4.2 SLEEP → STANDBY

WAKEUP pin is pulled high with PWRUP pin low. Rails will remain powered down.

#### 8.4.4.3 STANDBY → ACTIVE

WAKEUP pin is high and PWRRUP pin is pulled high (rising edge) or the ACTIVE bit is set. Output rails will power up in the order defined by the UPSEQx registers.

#### 8.4.4.4 ACTIVE → STANDBY

WAKEUP pin is high and STANDBY bit is set or PWRUP pin is pulled low (falling edge). Rails are shut down in the order defined by DWNSEQx registers. Device also enters STANDBY in the event of thermal shutdown (TSD), undervoltage lockout (UVLO), positive boost or inverting buck-boost undervoltage (UV), VCOM fault (VCOMF), or when the PROG bit is set (see Figure 22).

#### 8.4.4.5 STANDBY → SLEEP


WAKEUP pin is pulled low while none of the output rails are enabled.

#### 8.4.4.6 ACTIVE → SLEEP

WAKEUP pin is pulled low while at least one output rail is enabled. Rails are shut down in the order defined by DWNSEQx registers.



### **Device Functional Modes (continued)**



#### NOTES:

||, & = logic OR, and AND.

 $(\uparrow)$ ,  $(\downarrow)$  = rising edge, falling edge

UVLO = Undervoltage Lockout

TSD = Thermal Shutdown

UV = Undervoltage

FAULT = UVLO || TSD || BOOST UV || VCOM fault

Figure 24. Global State Diagram



#### 8.5 Programming

#### 8.5.1 I<sup>2</sup>C Bus Operation

The TPS65186 hosts a slave  $I^2C$  interface that supports data rates up to 400 kbit/s and auto-increment addressing and is compliant to  $I^2C$  standard 3.0.




Figure 25. Subaddress in I<sup>2</sup>C Transmission

The I<sup>2</sup>C Bus is a communications link between a controller and a series of slave terminals. The link is established using a two-wire bus consisting of a serial clock signal (SCL) and a serial data signal (SDA). The serial clock is sourced from the controller in all cases where the serial data line is bidirectional for data communication between the controller and the slave terminals. Each device has an open drain output to transmit data on the serial data line. An external pullup resistor must be placed on the serial data line to pull the drain output high during data transmission.

Data transmission is initiated with a start bit from the controller as shown in Figure 27. The start condition is recognized when the SDA line transitions from high to low during the high portion of the SCL signal. Upon reception of a start bit, the device will receive serial data on the SDA input and check for valid address and control information. If the appropriate slave address bits are set for the device, then the device will issue an acknowledge pulse and prepare to receive the register address. Depending on the R/nW bit, the next byte received from the master is written to the addressed register (R/nW = 0) or the device responds with 8-bit data from the register (R/nW = 1). Data transmission is completed by either the reception of a stop condition or the reception of the data word sent to the device. A stop condition is recognized as a low to high transition of the SDA input during the high portion of the SCL signal. All other transitions of the SDA line must occur during the low portion of the SCL signal. An acknowledge is issued after the reception of valid address, sub-address and data words. The I<sup>2</sup>C interfaces will auto-sequence through register addresses, so that multiple data words can be sent for a given I<sup>2</sup>C transmission. See Figure 26 and Figure 27 for details.




Figure 26. I<sup>2</sup>C Data Protocol



# **Programming (continued)**




Figure 27. I<sup>2</sup>C Start/Stop/Acknowledge Protocol

# 8.6 Register Maps

REGISTER	ADDRESS (HEX)	NAME	DESCRIPTION
0	0x00	TMST_VALUE	Thermistor value read by ADC
1	0x01	ENABLE	Enable/disable bits for regulators
2	0x02	VADJ	VPOS/VNEG voltage adjustment
3	0x03	VCOM1	Voltage settings for VCOM
4	0x04	VCOM2	Voltage settings for VCOM + control
5	0x05	INT_EN1	Interrupt enable group1
6	0x06	INT_EN2	Interrupt enable group2
7	0x07	INT1	Interrupt group1
8	0x08	INT2	Interrupt group2
9	0x09	UPSEQ0	Power-up strobe assignment
10	0x0A	UPSEQ1	Power-up sequence delay times
11	0x0B	DWNSEQ0	Power-down strobe assignment
12	0x0C DWNSEQ1 Power-down sequer		Power-down sequence delay times
13	0x0D	TMST1	Thermistor configuration
14	0x0E	TMST2	Thermistor hot temp set
15	0x0F	PG	Power good status each rails
16	0x10	REVID	Device revision ID information



# 8.6.1 Thermistor Readout (TMST\_VALUE)

Address - 0x00h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	TMST_VALUE[7:0]							
READ/WRITE	R	R	R	R	R	R	R	R
RESET VALUE	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

FIELD NAME	BIT DEFINITION
	Temperature read-out
	1111 0110 – < -10°C
	1111 0110 – -10°C
	1111 0111 – -9°C
	1111 1110 – -2°C
	1111 1111 – -1 °C
TMST_VALUE[7:0]	0000 0000 – 0 °C
	0000 0001 – 1°C
	0000 0010 – 2°C
	0001 1001 – 25°C
	0101 0101 – 85°C
	0101 0101 -> 85°C



# 8.6.2 Enable (ENABLE)

Address - 0x01h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	ACTIVE	STANDBY	V3P3_EN	VCOM_EN	VDDH_EN	VPOS_EN	VEE_EN	VNEG_EN
READ/WRITE	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RESET VALUE	0	0	0	0	0	0	0	0

FIELD NAME	BIT DEFINITION <sup>(1)</sup>					
	STANDBY to ACTIVE transition bit					
ACTIVE	1 – Transition from STANDBY to ACTIVE mode. Rails power up as defined by UPSEQx registers					
ACTIVE	0 – no effect					
	NOTE: After transition bit is cleared automatically					
	STANDBY to ACTIVE transition bit					
STANDBY	1 – Transition from STANDBY to ACTIVE mode. Rails power up as defined by DWNSEQx registers					
STANDBY	0 – no effect					
	NOTE: After transition bit is cleared automatically. STANDBY bit has priority over AVTIVE.					
	VIN3P3 to V3P3 switch enable					
V3P3_EN	1 – switch is ON					
	0 – switch is OFF					
	VCOM buffer enable					
VCOM_EN	1 – enabled					
	0 – disabled					
	VDDH charge pump enable					
VDDH_EN	1 – enabled					
	0 – disabled					
	VPOS LDO regulator enable					
VPOC EN	1 – enabled					
VPOS_EN	0 – disabled					
	NOTE: VPOS cannot be enabled before VNEG is enabled.					
	VEE charge pump enable					
VEE_EN	1 – enabled					
	0 – disabled					
	VNEG LDO regulator enable					
VNEC EN	1 – enabled					
VNEG_EN	0 – disabled					
	NOTE: When VNEG is disabled VPOS will also be disabled.					

<sup>(1)</sup> Enable bits always reflect actual status of the corresponding rail.



# 8.6.3 Voltage Adjustment Register (VADJ)

Address - 0x02h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	not used		VSET[2:0]					
READ/WRITE	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W
RESET VALUE	0	0	1	0	0	0 <sup>E2</sup>	1 <sup>E2</sup>	1 <sup>E2</sup>

BIT DEFINITION					
N/A					
VPOS and VNEG voltage setting 000 - not valid 001 - not valid 010 - not valid 011 - ±15.000 V 100 - ±14.750 V 101 - ±14.500 V 110 - ±14.250 V					

# 8.6.4 VCOM 1 (VCOM1)

Address - 0x03h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	VCOM [7:0]							
READ/WRITE	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RESET VALUE	0 <sup>E2</sup>	1 <sup>E2</sup>	1 <sup>E2</sup>	1 <sup>E2</sup>	1	1	0	1

FIELD NAME	BIT DEFINITION
VCOM[7:0]	VCOM voltage, least significant byte. See VCOM 2 (VCOM2) for details.



# 8.6.5 VCOM 2 (VCOM2)

Address - 0x04h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	ACQ	PROG	HiZ	AVG	[1:0]	not used	not used	VCOM[8]
READ/WRITE	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RESET VALUE	0	0	0	0	0	1	0	0 <sup>E2</sup>

FIELD NAME	BIT DEFINITION						
	Kick-back voltage acquisition bit						
	1 – starts kick-back voltage measurement routine						
ACQ	0 – no effect						
	NOTE: After measurement is complete bit is cleared automatically and measurement result is reflected in VCOM[8:0] bits.						
	VCOM programming bit						
PROG	1 – VCOM[8:0] value is committed to nonvolatile memory and becomes new power-up default						
PROG	0 – no effect						
	NOTE: After programming bit is cleared automatically and TPS65186 will enter STANDBY mode.						
	VCOM HiZ bit						
HiZ	1 – VCOM pin is placed into hi-impedance state to allow VCOM measurement						
	0 – VCOM amplifier is connected to VCOM pin						
	Number of acquisitions that is averaged to a single kick-back voltage measurement						
	00 – 1x						
	01 – 2x						
AVG[1:0]	10 – 4x						
	11 – 8x						
	NOTE: When the ACQ bit is set, the state machine repeat the A/D conversion of the kick-back voltage AVD[1:0] times and returns a single, averaged, value to VCOM[8:0]						
not used	N/A						
not used	N/A						
	VCOM voltage adjustment						
	VCOM = VCOM[8:0] x -10 mV in the range from 0 mV to -5.110 V						
	0x000h - 0 0000 00000 mV						
	0x001h - 0 0000 000110 mV						
VCOM[8:0]	0x002h - 0 0000 001020 mV						
VCOIVI[8.0]							
	0x07Dh - 0 0111 11011250 mV						
	0x1FEh - 1 1111 11105100 mV						
	0x1FFh - 1 1111 11115110 mV						



# 8.6.6 Interrupt Enable 1 (INT\_EN1)

Address - 0x05h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	DTX_EN	TSD_EN	HOT_EN	TMST_HOT _EN	TMST_COLD _EN	UVLO_EN	ACQC_EN	PRGC_EN
READ/WRITE	R	R/W	R/W	R/W	R/W	R/W	R	R
RESET VALUE	0	1	1	1	1	1	1	1

FIELD NAME	BIT DEFINITION <sup>(1)</sup>
	Panel temperature-change interrupt enable
DTX_EN	1 – enabled
	0 – disabled
	Thermal shutdown interrupt enable
TSD_EN	1 – enabled
	0 – disabled
	Thermal shutdown early warning enable
HOT_EN	1 – enabled
	0 – disabled
	Thermistor hot interrupt enable
TMST_HOT_EN	1 – enabled
	0 – disabled
	Thermistor cold interrupt enable
TMST_COLD_EN	1 – enabled
	0 – disabled
	VIN undervoltage detect interrupt enable
UVLO_EN	1 – enabled
	0 – disabled
	VCOM acquisition complete interrupt enable
ACQC_EN	1 – enabled
	0 – disabled
	VCOM programming complete interrupt enable
PRGC_EN	1 – enabled
	0 – disabled

<sup>(1)</sup> Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.



# 8.6.7 Interrupt Enable 2 (INT\_EN2)

Address - 0x06h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	VBUVEN	VDDHUVEN	VNUV_EN	VPOSUVEN	VEEUVEN	VCOMFEN	VNEGUVEN	EOCEN
READ/WRITE	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RESET VALUE	1	1	1	1	1	1	1	1

FIELD NAME	BIT DEFINITION <sup>(1)</sup>
	Positive boost converter undervoltage detect interrupt enable
VBUVEN	1 – enabled
	0 – disabled
	VDDH undervoltage detect interrupt enable
VDDHUVEN	1 – enabled
	0 – disabled
	Inverting buck-boost converter undervoltage detect interrupt enable
VNUVEN	1 – enabled
	0 – disabled
	VPOS undervoltage detect interrupt enable
VPOSUVEN	1 – enabled
	0 – disabled
	VEE undervoltage detect interrupt enable
VEEUVEN	1 – enabled
	0 – disabled
	VCOM FAULT interrupt enable
VCOMFEN	1 – enabled
	0 – disabled
	VNEG undervoltage detect interrupt enable
VNEGUVEN	1 – enabled
	0 – disabled
	Temperature ADC end of conversion interrupt enable
EOCEN	1 – enabled
	0 – disabled

<sup>(1)</sup> Enabled means nINT pin is pulled low when interrupt occurs. Disabled means nINT pin is not pulled low when interrupt occurs.



# 8.6.8 Interrupt 1 (INT1)

Address - 0x07h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	DTX	TSD	НОТ	TMST_HOT	TMST_COLD	UVLO	ACQC	PRGC
READ/WRITE	R	R	R	R	R	R	R	R
RESET VALUE	0	N/A	N/A	N/A	N/A	N/A	0	0

FIELD NAME	BIT DEFINITION
	Panel temperature-change interrupt
DTX	1 – temperature has changed by 3 deg or more over previous reading
	0 – no significance
	Thermal shutdown interrupt
TSD	1 – chip is in overtemperature shutdown
	0 – no fault
	Thermal shutdown early warning
НОТ	1 – chip is approaching overtemperature shutdown
	0 – no fault
	Thermistor hot interrupt
TMST_HOT	1 – thermistor temperature is equal or greater than TMST_HOT threshold
	0 – no fault
	Thermistor cold interrupt
TMST_COLD	1 – thermistor temperature is equal or less than TMST_COLD threshold
	0 – no fault
	VIN undervoltage detect interrupt
UVLO	1 – input voltage is below UVLO threshold
	0 – no fault
	VCOM acquisition complete
ACQC	1 – VCOM measurement is compete
	0 – no significance
	VCOM programming complete
PRGC	1 – VCOM programming is complete
	0 – no significance



# 8.6.9 Interrupt 2 (INT2)

Address - 0x08h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	VB_UV	VDDH_UV	VN_UV	VPOS_UV	VEE_UV	VCOMF	VNEG_UV	EOC
READ/WRITE	R	R	R	R	R	R	R	R
RESET VALUE	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A

FIELD NAME	BIT DEFINITION
	Positive boost converter undervoltage detect interrupt
VB_UV	1 – under-voltage on DCDC1 detected
	0 – no fault
	VDDH undervoltage detect interrupt
VDDH_UV	1 – undervoltage on VDDH charge pump detected
	0 – no fault
	Inverting buck-boost converter undervoltage detect interrupt
VN_UV	1 – undervoltage on DCDC2 detected
	0 – no fault
	VPOS undervoltage detect interrupt
VPOS_UV	1 – undervoltage on LDO1(VPOS) detected
	0 – no fault
	VEE undervoltage detect interrupt
VEE_UV	1 – undervoltage on VEE charge pump detected
	0 – no fault
	VCOM fault detection
VCOMF	1 – fault on VCOM detected (VCOM is outside normal operating range)
	0 – no fault
	VNEG undervoltage detect interrupt
VNEG_UV	1 – undervoltage on LDO2(VNEG) detected
	0 – no fault
	ADC end of conversion interrupt
EOC	1 – ADC conversion is complete (temperature acquisition is complete)
	0 – no significance



# 8.6.10 Power Up Sequence Register 0 (UPSEQ0)

Address - 0x09h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	VDDH_	UP[1:0]	VPOS_	UP[1:0]	VEE_U	JP[1:0]	VNEG_	UP[1:0]
READ/WRITE	R/W							
RESET VALUE	1 <sup>E2</sup>	1 <sup>E2</sup>	1 <sup>E2</sup>	0 <sup>E2</sup>	0 <sup>E2</sup>	1 <sup>E2</sup>	0 <sup>E2</sup>	0 <sup>E2</sup>

FIELD NAME	BIT DEFINITION						
	VDDH power-up order						
	00 – power up on STROBE1						
VDDH_UP[1:0]	01 – power up on STROBE2						
	10 – power up on STROBE3						
	11 – power up on STROBE4						
	VPOS power-up order						
	00 – power up on STROBE1						
VPOS_UP[1:0]	01 – power up on STROBE2						
	10 – power up on STROBE3						
	11 – power up on STROBE4						
	VEE power-up order						
	00 – power up on STROBE1						
VEE_UP[1:0]	01 – power up on STROBE2						
	10 – power up on STROBE3						
	11 – power up on STROBE4						
	VNEG power-up order						
	00 – power up on STROBE1						
VNEG_UP[1:0]	01 – power up on STROBE2						
	10 – power up on STROBE3						
	11 – power up on STROBE4						




Figure 28. Default Power-Up/Power-Down Sequence



# 8.6.11 Power Up Sequence Register 1 (UPSEQ1)

Address – 0x0Ah

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	UDLY4[1:0]		UDLY3[1:0]		UDLY2[1:0]		UDLY1[1:0]	
READ/WRITE	R/W							
RESET VALUE	0 <sup>E2</sup>	1 <sup>E2</sup>						

FIELD NAME	BIT DEFINITION					
	DLY4 delay time set; defines the delay time from STROBE3 to STROBE4 during power up.					
	00 – 3 ms					
UDLY4[1:0]	01 – 6 ms					
	10 – 9 ms					
	11 – 12 ms					
	DLY3 delay time set; defines the delay time from STROBE2 to STROBE3 during power up.					
	00 – 3 ms					
UDLY3[1:0]	1 – 6 ms					
	10 – 9 ms					
	11 – 12 ms					
	DLY2 delay time set; defines the delay time from STROBE1 to STROBE2 during power up.					
	00 - 3  ms					
UDLY2[1:0]	01 – 6 ms					
	10 – 9 ms					
	11 – 12 ms					
	DLY1 delay time set; defines the delay time from VN_PG high to STROBE1 during power up.					
	00 - 3  ms					
UDLY1[1:0]	01 – 6 ms					
	10 – 9 ms					
	11 – 12 ms					



# 8.6.12 Power Down Sequence Register 0 (DWNSEQ0)

Address - 0x0Bh

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	VDDH_DWN[1:0]		VPOS_DWN[1:0]		VEE_DWN[1:0]		VNEG_DWN[1:0]	
READ/WRITE	R/W							
RESET VALUE	0 <sup>E2</sup>	0 <sup>E2</sup>	0 <sup>E2</sup>	1 <sup>E2</sup>	1 <sup>E2</sup>	1 <sup>E2</sup>	1 <sup>E2</sup>	0 <sup>E2</sup>

FIELD NAME	BIT DEFINITION						
	VDDH power-down order						
	00 – power down on STROBE1						
VDDH_DWN[1:0]	01 – power down on STROBE2						
	10 – power down on STROBE3						
	11 – power down on STROBE4						
	VPOS power-down order						
	00 – power down on STROBE1						
VPOS_DWN[1:0]	01 – power down on STROBE2						
	10 – power down on STROBE3						
	11 – power down on STROBE4						
	VEE power-down order						
	00 – power down on STROBE1						
VEE_DWN[1:0]	01 – power down on STROBE2						
	10 – power down on STROBE3						
	11 – power down on STROBE4						
	VNEG power-down order						
	00 – power down on STROBE1						
VNEG_DWN[1:0]	01 – power down on STROBE2						
	10 – power down on STROBE3						
	11 – power down on STROBE4						



# 8.6.13 Power Down Sequence Register 1 (DWNSEQ1)

Address - 0x0Ch

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	DDLY4[1:0]		DDLY3[1:0]		DDLY2[1:0]		DDLY1	DFCTR
READ/WRITE	R/W							
RESET VALUE	1 <sup>E2</sup>	1 <sup>E2</sup>	1 <sup>E2</sup>	0 <sup>E2</sup>				

FIELD NAME	BIT DEFINITION
	DLY4 delay time set; defines the delay time from STROBE3 to STROBE4 during power down.
	00 – 6 ms
DDLY4[1:0]	01 – 12 ms
	10 – 24 ms
	11 – 48 ms
	DLY3 delay time set; defines the delay time from STROBE2 to STROBE3 during power down.
	00 – 6 ms
DDLY3[1:0]	01 – 12 ms
	10 – 24 ms
	11 – 4 8ms
	DLY2 delay time set; defines the delay time from STROBE1 to STROBE2 during power down.
	00 – 6 ms
DDLY2[1:0]	01 – 12 ms
	10 – 24 ms
	11 – 48 ms
	DLY2 delay time set; defines the delay time from WAKEUP low to STROBE1 during power down.
DDLY1	0 – 3 ms
	1 – 6 ms
	At power-down delay time DLY2[1:0], DLY3[1:0], DLY4[1:0] are multiplied with DFCTR[1:0]
DFCTR	0 – 1×
	1 – 16x



# 8.6.14 Thermistor Register 1 (TMST1)

Address - 0x0Dh

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	READ_THERM	not used	CONV_END	not used	not used	not used	DT	[1:0]
READ/WRITE	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W
RESET VALUE	0	0	1	0	0	0	0	0

FIELD NAME	BIT DEFINITION					
	Read thermistor value					
DEAD THERM	1 – initiates temperature acquisition					
READ_THERM	0 – no effect					
	NOTE: Bit is self-cleared after acquisition is completed					
not used	N/A					
	ADC conversion done flag					
CONV_END	1 – conversion is finished					
	0 – conversion is not finished					
not used	N/A					
not used	N/A					
	Panel temperature-change interrupt threshold					
	00 – 2°C					
	01 – 3°C					
DT[1:0]	10 – 4°C					
	11 – 5°C					
	DTX interrupt is issued when difference between most recent temperature reading and baseline temperature is equal to or greater than threshold value. See <i>Hot, Cold, and Temperature-Change Interrupts</i> for details.					



# 8.6.15 Thermistor Register 2 (TMST2)

Address – 0x0Eh

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	TMST_COLD[3:0]				TMST_HOT[3:0]			
READ/WRITE	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RESET VALUE	0	1	1	1	1	0	0	0

FIELD NAME	BIT DEFINITION
	Thermistor COLD threshold
	0000 – -7°C
	0001 – -6°C
	00105°C
	0011 – -4°C
	0100 – -3°C
	0101 – -2°C
	01101°C
TMST_COLD [3:0]	0111 – 0°C
TWIST_COLD [3.0]	1000 – 1°C
	1001 – 2°C
	1010 – 3°C
	1011 – 4°C
	1100 – 5°C
	1101 – 6°C
	1110 – 7°C
	1111 – 8°C
	NOTE: An interrupt is issued when thermistor temperature is equal or less than COLD threshold
	Thermistor HOT threshold
	0000 – 42°C
	0001 – 43°C
	0010 – 44°C
	0011 – 45°C
	0100 – 46°C
	0101 – 47°C
	0110 – 48°C
TMST_HOT [3:0]	0111 – 49°C
	1000 – 50°C
	1001 – 51°C
	1010 – 52°C
	1011 – 53°C
	1100 – 54°C
	1101 – 55°C
	1110 – 56°C
	1111 – 57°C
	NOTE: An interrupt is issued when thermistor temperature is equal or greater than HOT threshold



# 8.6.16 Power Good Status (PG)

Address - 0x0Fh

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	VB_PG	VDDH_PG	VN_PG	VPOS_PG	VEE_PG	not used	VNEG_PG	not used
READ/WRITE	R	R	R	R	R	R	R	R
RESET VALUE	0	0	0	0	0	0	0	0

FIELD NAME	BIT DEFINITION <sup>(1)</sup>
	Positive boost converter power good
VB_PG	1 – DCDC1 is in regulation
	0 – DCDC1 is not in regulation or turned off
	VDDH power good
VDDH_PG	1 – VDDH charge pump is in regulation
	0 - VDDH charge pump is not in regulation or turned off
	Inverting buck-boost power good
VN_PG	1 – DCDC2 is in regulation
	0 – DCDC2 is not in regulation or turned off
	VPOS power good
VPOS_PG	1 – LDO1(VPOS) is in regulation
	0 – LDO1(VPOS) is not in regulation or turned off
	VEE power good
VEE_PG	1 – VEE charge pump is in regulation
	0 – VEE charge pump is not in regulation or turned off
not used	N/A
	VNEG power good
VNEG_PG	1 – LDO2(VNEG) is in regulation
	0 – LDO2(VNEG) is not in regulation or turned off
not used	N/A

<sup>(1)</sup> PG pin is pulled hi (Hi-Z state) when VDDH\_PG = VPOS\_PG = VEE\_PG = VNEG\_PG = 1



# 8.6.17 Revision and Version Control (REVID)

Address - 0x10h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0	
FIELD NAME		REVID[7:0]							
READ/WRITE	R	R	R	R	R	R	R	R	
RESET VALUE	0	1	0	0	0 <sup>E2</sup>	1 <sup>E2</sup>	0 <sup>E2</sup>	1 <sup>E2</sup>	

FIELD NAME	BIT DEFINITION
REVID[7:6]	MJREV
REVID[5:4]	MNREV
REVID[3:0]	VERSION
	0100 0101 - TPS65186 1p0
REVID [7:0]	0101 0101 – TPS65186 1p1
	0110 0101 – TPS65186 1p2



# 9 Application and Implementation


#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The TPS65186 is used to power display screens in E-book applications, specifically E-lnk Vizplex display, by connecting the screen to the positive and negative charge pump, LDOs 1 and 2, and VCOM rails. The display screens size that can be supported up to 9.7 inches.

## 9.2 Typical Application



## 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

**Table 2. Design Parameters** 

	VOLTAGE	SEQUENCE (STROBE)
VNEG (LDO2)	-15 V	1
VEE (Charge pump 2)	–20 V	2
VPOS (LDO1)	15 V	3
VDDH (Charge pump 1)	22 V	4




#### 9.2.2 Detailed Design Procedure

**Table 3. Recommended External Components** 

PART NUMBER	VALUE	SIZE	MANUFACTURER		
INDUCTORS					
LQH44PN4R7MP0	4.7 μH	4 mm × 4 mm × 1.65 mm	Murata		
NR4018T4R7M	4.7 μH	4 mm × 4 mm × 1.8 mm	Taiyo Yuden		
VLS252015ET-2R2M	2.2 μH	2 mm × 2.5 mm × 1.5 mm	TDK		
NR4012T2R2M	2.2 μH	4 mm × 4 mm × 1.2 mm	Taiyo Yuden		
CAPACITORS					
GRM21BC81E475KA12L	4.7 μF, 25 V, X6S	805	Murata		
GRM32ER71H475KA88L	4.7 μF, 50 V, X7R	1210	Murata		
All other capacitors	X5R or better	_	_		
DIODES					
BAS3010	<del></del>	SOD-323	Infineon		
MBR130T1	<del></del>	SOD-123	ON-Semi		
BAV99	<del></del>	SOT-23	Fairchild		
THERMISTOR					
NCP18XH103F03RB	10 kΩ	603	Murata		

# 9.2.3 Application Curves



# 10 Power Supply Recommendations

The device is designed to operate with an input voltage supply range from 3 V to 6 V. This input supply can be from an externally regulated supply. If the input supply is located more than a few inches from the TPS65186, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of  $10~\mu F$  is a typical choice.

# 11 Layout

## 11.1 Layout Guidelines

- 1. PBKG (Die substrate) must connect to VN (-16 V) with short, wide trace. Wide copper trace will improve heat dissipation.
- 2. PowerPad is internally connected to PBKG and must not be connected to ground, but connected to VN with a short wide copper trace.
- 3. Inductor traces must be kept on the PCB top layer free of any vias.
- 4. Feedback traces must be routed away from any potential noise source to avoid coupling.
- 5. Output caps must be placed immediately at output pin.
- 6. Vin pins must be bypassed to ground with low ESR ceramic bypass capacitors.

## 11.2 Layout Example




Figure 33. Layout Diagram



## 12 器件和文档支持

#### 12.1 器件支持

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 商标

OMAP, E2E are trademarks of Texas Instruments. Vizplex is a trademark of E Ink Corporation. E Ink is a registered trademark of E Ink Corporation. EPSON is a registered trademark of Seiko Epson Corporation.

## 12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65186RGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS65186	Samples
TPS65186RGZT	ACTIVE	VQFN	RGZ	48	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS65186	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 4-Oct-2016

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65186RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
TPS65186RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

www.ti.com 4-Oct-2016



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65186RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
TPS65186RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0

7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224671/A





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司