

4.5V 至 **18V** 输入、**2A** 同步降压型 **SWIFT™** 转换器

查询样品: TPS54225-Q1

特性

- 符合汽车应用要求
- D-CAP2™ 模式支持快速瞬态响应
- 低输出纹波,支持陶瓷输出电容器
- 宽 V_{CC} 输入电压范围: 4.5V 至 18V
- 宽 V_{IN} 输入电压范围: 2 V 至 18 V
- 输出电压范围: 0.76V 至 5.5V
- 高效集成 **FET**, 针对 更低占空比应用进行优化
 - **160 m**Ω (高侧) 和 **110 m**Ω (低侧)
- 关断时的高效率,流耗不足 10 µA
- 初始带隙参考的高精度
- 可调软启动
- 预偏置软启动
- 700kHz 开关频率 (f_{sw})
- 逐周期过流限制
- 电源良好输出


应用


- 低电压系统的广泛应用
 - 数字电视电源
 - 高清 蓝光光盘™ 播放器
 - 网络家庭终端设备
 - 数字机顶盒(STB)

说明

TPS54225-Q1 是一款自适应接通时间 D-CAP2™ 模式 同步降压型转换器。 TPS54225-Q1 可帮助系统设计人 员通过低成本、低组件数量的低待机电流解决方案来完成各种终端设备的电源总线调节器集。 TPS54225-Q1 的主控制环路采用 D-CAP2™ 模式控制,无需外部补偿组件便可实现极快的瞬态响应。

此外,TPS54225-Q1 的专有电路还有助于该器件适应诸如 POSCAP 或 SP-CAP 等低等效串联电阻 (ESR)输出电容器以及超低 ESR 陶瓷电容器。 该器件可在 4.5 V 至 18 V V_{CC} 输入、及 2-V 至 18-V VIN 输入电源电压范围内工作。输出电压可在 0.76 V 与 5.5 V 之间进行编程。此外,该器件还支持可调慢启动时间与电源良好功能。 TPS54225-Q1 采用 14 引脚 HTSSOP封装,设计用于在 -40°C 至 85°C 的范围内工作。





M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

D-CAP2, PowerPAD are trademarks of Texas Instruments. 蓝光光盘 is a trademark of Blu-ray Disc Association.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

-	T _A	PACKAGE ⁽²⁾	(3)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C	to 105°C	PowerPAD™ (HTSSOP) – PWP (14 Pins)	Tape and Reel	TPS54225TPWPRQ1	54225Q1

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) All package options have Cu NIPDAU lead/ball finish.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

			VALUE	UNIT	
		V _{IN} , V _{CC} , EN	-0.3 to 20	V	
		V_{BST}	-0.3 to 26	V	
.,	Input voltage range	V _{BST} (vs SW1, SW2)	-0.3 to 6.5	V	
VI	Input voltage range	V _{FB} , V _O , SS, PG	-0.3 to 6.5	V	
		SW1, SW2	–2 to 20	V	
		SW1, SW2 (10 ns transient)	-3 to 20	V	
	Output valtana sassa	V_{REG5}	-0.3 to 6.5	V	
Vo	Output voltage range	P _{GND1} , P _{GND2}	-0.3 to 0.3	V	
V_{diff}	Voltage from GND to POWERPAD		-0.2 to 0.2	V	
CCD roting	Flootroatatia disabarga	Human Body Model (HBM)	2	kV	
ESD rating	Electrostatic discharge	Charged Device Model (CDM)	1	kV	
T_J	Operating junction temperature		-40 to 150	°C	
T _{stg}	Storage temperature	Storage temperature			

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		TPS54225-Q1	
	THERMAL METRIC ⁽¹⁾	PWP	UNITS
		14 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	55.6	
θ_{JCtop}	Junction-to-case (top) thermal resistance	51.3	
θ_{JB}	Junction-to-board thermal resistance	26.4	°C // //
ΨЈТ	Junction-to-top characterization parameter	1.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	20.6	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	4.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply input voltage range		4.5	18	V
V_{IN}	Power input voltage range	2	18	V	
		V _{BST}	-0.1	24	
		V _{BST} (vs SW1, SW2)	-0.1	5.7	
		SS, PG	-0.1	5.7	
.,	Input voltage range	EN	-0.1	18	V
VI		V _O , V _{FB}	-0.1	5.5	V
		SW1, SW2	-1.8	18	
		SW1, SW2 (10 ns transient)	-3	18	
		P _{GND1} , P _{GND2}	-0.1	0.1	
Vo	Output voltage range	V _{REG5}	-0.1	5.7	V
Io	Output current range	I _{VREG5}	0	10	mA
T _A	Operating free-air temperature		-40	105	°C
TJ	Operating junction temperature		-40	125	°C

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, V_{CC} , V_{IN} = 12V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT				•	
I _{VCC}	Operating - non-switching supply current	V_{CC} current, $T_A = 25^{\circ}C$, $EN = 5 \text{ V}$, $V_{FB} = 0.8 \text{ V}$		800	1200	μΑ
I _{VCCSDN}	Shutdown supply current	V _{CC} current, T _A = 25°C, EN = 0 V		1.8	10	μΑ
LOGIC TI	HRESHOLD					
V _{ENH}	EN high-level input voltage	EN	2			V
V _{ENL}	EN low-level input voltage	EN			0.4	V
V _{FB} VOL1	AGE AND DISCHARGE RESISTANC	E				
		$T_A = 25^{\circ}C, V_O = 1.05 V$	757	765	773	
V_{FB}	Threshold voltage	$T_A = 0$ °C to 85°C, $V_O = 1.05 V^{(1)}$	$T_A = 0$ °C to 85°C, $V_O = 1.05 V^{(1)}$ 753		777	mV
		$T_A = -40$ °C to 85°C, $V_O = 1.05 V^{(1)}$	751	780		
I _{VFB}	Input current	V _{FB} = 0.8 V, T _A = 25°C		0	±0.1	μΑ
R _{Dischg}	V _O discharge resistance	EN = 0 V, V _O = 0.5 V, T _A = 25°C		50	100	Ω
V _{REG5} OU	TPUT					
V_{VREG5}	Output voltage	T _A = 25°C, 6 V < V _{CC} < 18 V, 0 < I _{VREG5} < 5 mA	5.3	5.5	5.7	V
V _{LN5}	Line regulation	6 V < V _{CC} < 18 V, I _{VREG5} = 5 mA			20	mV
V_{LD5}	Load regulation	0 mA < I _{VREG5} < 5 mA			100	mV
I _{VREG5}	Output current	V _{CC} = 6 V, V _{REG5} = 4 V, T _A = 25°C		70		mA
MOSFET	•				·	
R _{DS(on)h}	High side switch resistance	25°C, V _{BST} - SW1, SW2 = 5.5 V		160		mΩ
R _{DS(on)I}	Low side switch resistance	25°C		110		mΩ
CURREN	T LIMIT				•	
I _{ocl}	Current limit	L _{OUT} = 2.2µH ⁽¹⁾	2.5	3.1	4.5	Α
THERMA	L SHUTDOWN				*	
-	The average objected access the weath of the	Shutdown temperature ⁽¹⁾		150		°C
T _{SDN}	Thermal shutdown threshold	Hysteresis ⁽¹⁾		25		°C

⁽¹⁾ Specified by Design (not production tested).

ELECTRICAL CHARACTERISTICS (continued)


over operating free-air temperature range, V_{CC} , V_{IN} = 12V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ON-TIME	TIMER CONTROL						
t _{ON}	On time	V _{IN} = 12 V, V _O = 1.05 V		145		ns	
t _{OFF(MIN)}	Minimum off time	$T_A = 25^{\circ}C, V_{FB} = 0.7 V$		260	310	ns	
SOFT ST	ART						
I _{SSC} Charge current		V _{SS} = 0 V	1.4	2	2.6	μA	
I _{SSD}	Discharge current	V _{SS} = 0.5 V	0.1	0.2		mA	
POWER 0	GOOD		•		•		
V	Threshold	V _{FB} rising (good)	85	90	95	%	
V_{THPG}	Trirestioid	V _{FB} falling (fault)		85		%	
I_{PG}	Sink current	PG = 0.5 V	2.5	5		mA	
OUTPUT	UNDERVOLTAGE AND OVERVO	LTAGE PROTECTION					
V _{OVP}	Output OVP trip threshold	OVP detect	115	120	125	%	
t _{OVPDEL}	Output OVP prop delay			5		μs	
	Output IIV/D trip through ald	UVP detect	65	70	75	0/	
V_{UVP}	Output UVP trip threshold	Hysteresis	10			%	
t _{UVPDEL}	Output UVP delay			0.25		ms	
t _{UVPEN}	Output UVP enable delay	Relative to soft-start time		x 1.7			
UVLO							
UVLO	LIVI O throubold	Wake up V _{REG5} voltage 3.55		3.8	4.05		
UVLO	UVLO threshold	Hysteresis V _{REG5} voltage	0.23	0.35	0.47	V	



DEVICE INFORMATION

PWP PACKAGE (TOP VIEW)




PIN FUNCTIONS

		FIN FUNCTIONS					
PIN		DESCRIPTION					
NAME	NO.	DESCRIPTION					
VO	1	Connect to output of converter. This pin is used for On-Time Adjustment.					
VFB	2	Converter feedback input. Connect with feedback resistor divider.					
VREG5	3	5.5 V power supply output. A capacitor (typical 1µF) should be connected to GND.					
SS	4	Soft-start control. A external capacitor should be connected to GND.					
GND	5	Signal ground pin					
PG	6	Open drain power good output					
EN	7	Enable control input					
PGND1, PGND2	8, 9	Ground returns for low-side MOSFET. Also serve as inputs of current comparators. Connect PGND and GND strongly together near the IC.					
SW1, SW2	10, 11	Switch node connection between high-side NFET and low-side NFET. Also serve as inputs to current comparators.					
VBST	12	Supply input for high-side NFET gate driver (boost terminal). Connect capacitor from this pin to respective SW1, SW2 terminals. An internal PN diode is connected between VREG5 to VBST pin.					
VIN	13	Power input and connected to high side NFET drain					
VCC	14	Supply input for 5 V internal linear regulator for the control circuitry					
PowerPAD™	Back side	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Should be connected to PGND.					



Functional Block Diagram



OVERVIEW

The TPS54225-Q1 is a 2-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It operates using D-CAP2™ mode control. The fast transient response of D-CAP2™ control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

DETAILED DESCRIPTION

PWM Operation

The main control loop of the TPS54225-Q1 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one



shot timer expires. This one shot timer is set by the converter input voltage ,VIN, and the output voltage , V_O , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to the reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2TM mode control.

PWM Frequency and Adaptive On-Time Control

TPS54225-Q1 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54225-Q1 runs with a pseudo-constant frequency of 700 kHz by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage. The actual frequency may vary from 700 kHz depending on the off time, which is ended when the fed back portion of the output voltage falls to the V_{FB} threshold voltage.

Soft Start and Pre-Biased Soft Start

The soft start function is adjustable. When the EN pin becomes high, $2-\mu A$ current begins charging the capacitor which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in Equation 1. VFB voltage is 0.765 V and SS pin source current is $2 \mu A$.

$$Tss(ms) = \frac{C6(nF) \cdot Vref}{Iss(\mu A)} = \frac{C6(nF) \cdot 0.765}{2} \tag{1}$$

A unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than feedback voltage V_{FB}), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensure that the out voltage (VO) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.

Power Good

The power good function is activated after soft start has finished. The power good function becomes active after 1.7 times soft-start time. When the output voltage is within -10% of the target value, internal comparators detect power good state and the power good signal becomes high. Rpg resister value, which is connected between PG and VREG5, is required from $20~\text{k}\Omega$ to $150~\text{k}\Omega$. If the feedback voltage goes under 15% of the target value, the power good signal becomes low after a 10~m internal delay.

Output Discharge Control

The TPS54225-Q1 discharges the output when EN is low, or the controller is turned off by the protection functions (OVP, UVP, UVLO and thermal shutdown). The output is discharged by an internal $50-\Omega$ MOSFET which is connected from VO to PGND. The internal low-side MOSFET is not turned on during the output discharge operation to avoid the possibility of causing negative voltage at the output.

Current Protection

The output over-current protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SW pin and GND. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by Vin, Vout, the on-time, and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current lout. If the measured voltage is above the voltage proportional to the current limit, then the device constantly monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time.

The converter maintains the low-side switch on until the measured voltage is below the voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.



There are some important considerations for this type of over-current protection. The load current one half of the peak-to-peak inductor current higher than the over-current threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output under-voltage protection circuit to be activated. When the over current condition is removed, the output voltage will return to the regulated value. This protection is non-latching.

Over/Undervoltage Protection

The TPS54225-Q1 detects over and undervoltage conditions by monitoring the feedback voltage (VFB). This function is enabled after approximately 1.7 times the soft-start time. When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches the high-side MOSFET driver turns off and the low-side MOSFET turns on. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins. After 250 µs, the device latches off both internal top and bottom MOSFET.

UVLO Protection


Undervoltage lock out protection (UVLO) monitors the voltage of the V_{REG5} pin. When the V_{REG5} voltage is lower than UVLO threshold voltage, the TPS54225-Q1 is shut off. This is protection is non-latching.


Thermal Shutdown


Thermal protection is self-activating. If the junction temperature exceeds the threshold value (typically 150°C), the TPS54225-Q1 shuts off. This protection is non-latching.




TYPICAL CHARACTERISTICS










1.05-V OUTPUT VOLTAGE



TYPICAL CHARACTERISTICS (continued)

1.05-V OUTPUT VOLTAGE



1.05-V, 0-A TO 2-A-LOAD TRANSIENT RESPONSE




Figure 6.

START-UP WAVEFORM







Figure 7.





TYPICAL CHARACTERISTICS (continued)





VOLTAGE RIPPLE AT OUTPUT




Figure 11.

VOLTAGE RIPPLE AT INPUT




Figure 12.

DESIGN GUIDE

Step By Step Design Procedure

To begin the design process, the following application parameters must be known:

- Input voltage range
- Output voltage
- · Output current
- Output voltage ripple
- · Input voltage ripple




Figure 13. Schematic Diagram

Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 2 and Equation 3 to calculate V_{OUT}.

To improve efficiency at light loads consider using larger value resistors, too high of resistance is more susceptible to noise and voltage errors from the VFB input current is more noticeable.

For output voltage from 0.76 V to 2.5 V:

$$V_{OUT} = 0.765 \bullet \left(1 + \frac{R1}{R2}\right) \tag{2}$$

For output voltage over 2.5 V:

$$V_{OUT} = (0.763 + 0.0017 \bullet V_{OUT}) \bullet \left(1 + \frac{R1}{R2}\right)$$
(3)

Where:

 $V_{OUT\ SET}$ = Target V_{OUT} voltage

Output Filter Selection

The output filter used with the TPS54225-Q1 is an LC circuit. This LC filter has double pole at:

$$F_P = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}} \tag{4}$$

NSTRUMENTS



At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS54225-Q1. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that reduces the gain roll off to -20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 4 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 1.

OUTPUT VOLTAGE (V)	R1 (kΩ)	R2 (k Ω)	C4 (pF) ⁽¹⁾	L1 (µH)	C8 + C9 (µF)
1	6.81	22.1		2.2	22 - 68
1.05	8.25	22.1		2.2	22 - 68
1.2	12.7	22.1		2.2	22 - 68
1.8	30.1	22.1	10 - 47	3.3	22 - 68
2.5	49.9	22.1	10 - 47	3.3	22 - 68
3.3	73.2	22.1	10 - 47	3.3	22 - 68
5	121	22.1	10 - 47	4.7	22 - 68

Table 1. Recommended Component Values

(1) Optional

For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor (C4) in parallel with R1.

The inductor peak-to-peak ripple current, peak current, and RMS current are calculated using Equation 5, Equation 6, and Equation 7. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. Use 700 kHz for f_{SW}.

Make sure the chosen inductor is rated for the peak current of Equation 6 and the RMS current of Equation 7.

$$Ilp - p = \frac{V_{OUT}}{V_{IN (max)}} \bullet \frac{V_{IN (max)} - V_{OUT}}{L_O \bullet f_{SW}}$$

$$(5)$$

$$I_{lpeak} = I_O + \frac{Ilp - p}{2} \tag{6}$$

$$I_{Lo(RMS)} = \sqrt{I_o^2 + \frac{1}{12} I l p - p^2}$$
 (7)

For this design example, the calculated peak current is 2.23 A and the calculated RMS current is 2.01 A. The inductor used is a TDK SPM6530-2R2M100 with a peak current rating of 11.5 A and an RMS current rating of 11 A

The capacitor value and ESR determines the amount of output voltage ripple. The TPS54225-Q1 is intended for use with ceramic or other low ESR capacitors. Recommended values range from 22 μ F to 68 μ F. Use Equation 8 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \bullet (V_{IN} - V_{OUT})}{\sqrt{12} \bullet V_{IN} \bullet L_O \bullet f_{SW}}$$
(8)

For this design two TDK C3216X5R0J226M 22 μ F output capacitors are used. The typical ESR is 2 m Ω each. The calculated RMS current is 0.271 A and each output capacitor is rated for 4 A.

Input Capacitor Selection

The TPS54225-Q1 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10 μ F is recommended for the decoupling capacitor. An additional 0.1 μ F capacitor from pin 14 to ground is recommended to improve the stability of the over-current limit function. The capacitor voltage rating needs to be greater than the maximum input voltage.





A 0.1 µF ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is recommended to use a ceramic capacitor.

VREG5 Capacitor Selection

A 1.0 μ F ceramic capacitor must be connected between the VREG5 to GND pin for proper operation. It is recommended to use a ceramic capacitor.

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be connected to an external heatsink. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD™ package and how to use the advantage of its heat dissipating abilities, refer to Technical Breif, PowerPAD™ Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD™ Made Easy, Texas Instruments Literature No. SLMA004.

The exposed thermal pad dimensions for this package are shown in the following illustration.





Figure 14. Thermal Pad Dimensions

NSTRUMENTS



LAYOUT CONSIDERATIONS

- 1. Keep the input switching current loop as small as possible.
- 2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin of the device.
- 3. Keep analog and non-switching components away from switching components.
- 4. Make a single point connection from the signal ground to power ground.
- 5. Do not allow switching current to flow under the device.
- 6. Keep the pattern lines for VIN and PGND broad.
- 7. Exposed pad of device must be connected to PGND with solder.
- 8. VREG5 capacitor should be placed near the device, and connected PGND.
- 9. Output capacitor should be connected to a broad pattern of the PGND.
- 10. Voltage feedback loop should be as short as possible, and preferably with ground shield.
- 11. Lower resistor of the voltage divider which is connected to the VFB pin should be tied to SGND.
- 12. Providing sufficient via is preferable for VIN, SW and PGND connection.
- 13. PCB pattern for VIN, SW, and PGND should be as broad as possible.
- 14. If VIN and VCC is shorted, VIN and VCC patterns need to be connected with broad pattern lines.
- 15. VIN Capacitor should be placed as near as possible to the device.



- O VIA to Ground Plane
- Etch on Bottom Layer or Under Component

Figure 15. TPS54225-Q1 Layout



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS54225TPWPRQ1	ACTIVE	HTSSOP	PWP	14	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	54225Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



·

Exposed Thermal Pad Dimensions

4206332-2/AO 01/16

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

Top View

4206332-44/AO 01/16

NOTE: A. All linear dimensions are in millimeters

🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司