

# CSD18504KCS 40V N 通道 NexFET™ 功率金属氧化物半导体场效应晶体管 (MOSFET)

## 1 特性


- 超低 Qg 和 Qgd
- 低热阻
- 雪崩额定值
- 逻辑电平
- 无铅引脚镀层
- 符合 RoHS 标准
- 无卤素
- 晶体管 (TO)-220 塑料封装

## 2 应用范围

- 直流 - 直流转换
- 次级侧同步整流器
- 电机控制

## 3 说明

这款 40V, 5.5mΩ, TO-220 NexFET™ 功率 MOSFET 被设计成在功率转换应用中最大限度地降低功率损耗。



### 产品概要

T <sub>A</sub> = 25°C		典型值		单位
V <sub>DS</sub>	漏源电压	40		V
Q <sub>g</sub>	栅极电荷总量 (10V)	19		nC
Q <sub>gd</sub>	栅极电荷 (栅极到漏极)	3.5		nC
R <sub>DS(on)</sub>	漏源导通电阻	V <sub>GS</sub> = 4.5V	8.0	mΩ
		V <sub>GS</sub> = 10V	5.5	mΩ
V <sub>GS(th)</sub>	阈值电压	1.9		V

### 订购信息<sup>(1)</sup>

器件	封装	介质	数量	出货
CSD18504KCS	TO-220 塑料封装	管	50	管


(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。

### 最大绝对额定值


T <sub>A</sub> = 25°C		值	单位
V <sub>DS</sub>	漏源电压	40	V
V <sub>GS</sub>	栅源电压	±20	V
I <sub>D</sub>	持续漏极电流 (受封装限制), T <sub>C</sub> = 25°C 时测得	100	A
	持续漏极电流 (受芯片限制), T <sub>C</sub> = 25°C 时测得	89	
	持续漏极电流 (受芯片限制), T <sub>C</sub> = 100°C 时测得	63	
I <sub>DM</sub>	脉冲漏极电流 <sup>(1)</sup>	238	A
P <sub>D</sub>	功率耗散	115	W
T <sub>J</sub> , T <sub>stg</sub>	运行结温和储存温度范围	-55 至 175	°C
E <sub>AS</sub>	雪崩能量, 单一脉冲 I <sub>D</sub> =42A, L=0.1mH, R <sub>G</sub> =25Ω	88	mJ

(1) 最大 R<sub>θJC</sub> = 1.3°C/W, 脉冲持续时间 ≤ 100μs, 占空比 ≤ 1%

R<sub>DS(on)</sub> 与 V<sub>GS</sub> 间的关系



栅极电荷



## 目录

1	特性 .....	1	5.3	Typical MOSFET Characteristics .....	4
2	应用范围 .....	1	6	器件和文档支持 .....	7
3	说明 .....	1	6.1	商标 .....	7
4	修订历史记录 .....	2	6.2	静电放电警告 .....	7
5	<b>Specifications</b> .....	3	6.3	术语表 .....	7
	5.1 Electrical Characteristics .....	3	7	机械、封装和可订购信息 .....	8
	5.2 Thermal Information .....	3	7.1	KCS 封装尺寸 .....	8

## 4 修订历史记录

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Original (October 2012) to Revision A

Page

•	已添加 器件型号至标题 .....	1
•	$T_C = 25^\circ$ 时的连续漏极电流增加至 89A .....	1
•	$T_C = 125^\circ$ 时的连续漏极电流增加至 63A .....	1
•	脉冲漏极电流增加至 238A .....	1
•	最大功耗增加至 115W .....	1
•	将最大工作结温和存储温度增加至 $175^\circ\text{C}$ .....	1
•	更新了脉冲电流条件 .....	1
•	Updated <a href="#">Figure 1</a> from a normalized $R_{\theta JA}$ to an $R_{\theta JC}$ curve .....	4
•	Updated <a href="#">Figure 6</a> to extend to $175^\circ\text{C}$ .....	5
•	Updated <a href="#">Figure 8</a> to extend to $175^\circ\text{C}$ .....	5
•	Updated the SOA in <a href="#">Figure 10</a> .....	6
•	Updated <a href="#">Figure 12</a> to extend to $175^\circ\text{C}$ .....	6

## 5 Specifications

### 5.1 Electrical Characteristics

( $T_A = 25^\circ\text{C}$  unless otherwise stated)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>STATIC CHARACTERISTICS</b>						
$V_{DSS}$	Drain-to-Source Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	40			V
$I_{DSS}$	Drain-to-Source Leakage Current	$V_{GS} = 0\text{ V}, V_{DS} = 32\text{ V}$			1	$\mu\text{A}$
$I_{GSS}$	Gate-to-Source Leakage Current	$V_{DS} = 0\text{ V}, V_{GS} = 20\text{ V}$			100	nA
$V_{GS(th)}$	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	1.5	1.9	2.3	V
$R_{DS(on)}$	Drain-to-Source On-Resistance	$V_{GS} = 4.5\text{ V}, I_D = 40\text{ A}$		8	10	m $\Omega$
		$V_{GS} = 10\text{ V}, I_D = 40\text{ A}$		5.5	7	m $\Omega$
$g_{fs}$	Transconductance	$V_{DS} = 20\text{ V}, I_D = 40\text{ A}$		72		S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{iss}$	Input Capacitance	$V_{GS} = 0\text{ V}, V_{DS} = 20\text{ V}, f = 1\text{ MHz}$		1380	1800	pF
$C_{oss}$	Output Capacitance			320	416	pF
$C_{rss}$	Reverse Transfer Capacitance			8	10.4	pF
$R_G$	Series Gate Resistance			1.5	3	$\Omega$
$Q_g$	Gate Charge Total (4.5 V)	$V_{DS} = 20\text{ V}, I_D = 40\text{ A}$		9.2	12	nC
$Q_g$	Gate Charge Total (10 V)			19	25	nC
$Q_{gd}$	Gate Charge Gate-to-Drain			3.5		nC
$Q_{gs}$	Gate Charge Gate-to-Source			4.4		nC
$Q_{g(th)}$	Gate Charge at $V_{th}$			3		nC
$Q_{oss}$	Output Charge		$V_{DS} = 20\text{ V}, V_{GS} = 0\text{ V}$		19	
$t_{d(on)}$	Turn On Delay Time	$V_{DS} = 20\text{ V}, V_{GS} = 10\text{ V}, I_{DS} = 40\text{ A}, R_G = 0\ \Omega$		4.4		ns
$t_r$	Rise Time			5.2		ns
$t_{d(off)}$	Turn Off Delay Time			11.2		ns
$t_f$	Fall Time			4.2		ns
<b>DIODE CHARACTERISTICS</b>						
$V_{SD}$	Diode Forward Voltage	$I_{SD} = 40\text{ A}, V_{GS} = 0\text{ V}$		0.8	1	V
$Q_{rr}$	Reverse Recovery Charge	$V_{DS} = 20\text{ V}, I_F = 40\text{ A}, di/dt = 300\text{ A}/\mu\text{s}$		46		nC
$t_{rr}$	Reverse Recovery Time			33		ns

### 5.2 Thermal Information

( $T_A = 25^\circ\text{C}$  unless otherwise stated)

THERMAL METRIC		MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-Case Thermal Resistance			1.3	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-Ambient Thermal Resistance			62	

### 5.3 Typical MOSFET Characteristics

( $T_A = 25^\circ\text{C}$  unless otherwise stated)




Figure 1. Transient Thermal Impedance




Figure 2. Saturation Characteristics




Figure 3. Transfer Characteristics

Typical MOSFET Characteristics (continued)

( $T_A = 25^\circ\text{C}$  unless otherwise stated)




Figure 4. Gate Charge




Figure 5. Capacitance




Figure 6. Threshold Voltage vs Temperature




Figure 7. On-State Resistance vs Gate-to-Source Voltage




Figure 8. Normalized On-State Resistance vs Temperature






Figure 9. Typical Diode Forward Voltage

**Typical MOSFET Characteristics (continued)**

( $T_A = 25^\circ\text{C}$  unless otherwise stated)



## 6 器件和文档支持

### 6.1 商标

NexFET is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 6.2 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 6.3 术语表


[SLYZ022](#) — *TI* 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

## 7 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

### 7.1 KCS 封装尺寸



注:


1. 所有线性尺寸的单位均为英寸
2. 本图纸如有变更，恕不通知
3. 引脚尺寸在“C”区域内不受控制
4. 浸焊之前所有引脚尺寸均适用
5. 中心引脚与零配件之间采用电气接触
6. “F”处的斜面是可选的
7. “G”处的散热焊盘外形可采用这些尺寸
8. “H”符合 JEDEC TO-220 变体 AB 标准（最小引脚厚度、最短外露焊盘长度和最大主体长度除外）。

引脚配置

位置	名称
引脚 1	栅极
引脚 2 / 标签	漏极
引脚 3	源极



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD18504KCS	ACTIVE	TO-220	KCS	3	50	RoHS-Exempt & Green	SN	N / A for Pkg Type	-55 to 175	CSD18504KCS	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=100ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
CSD18504KCS	KCS	TO-220	3	50	532	34.1	700	9.6
CSD18504KCS	KCS	TO-220	3	50	532	34.1	700	9.6

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司