







**SN74LV1T04** 

#### ZHCSBJ7C - SEPTEMBER 2013 - REVISED JUNE 2022

# SN74LV1T04 单电源反向器闸 CMOS 逻辑电平位移器

## 1 特性

- V<sub>CC</sub> 为 5V、3.3V、2.5V 和 1.8V 时单电源电压转换
- 1.8V 至 5.5V 的工作电压范围
- 上行转换:
  - 1.8V V<sub>CC</sub> 时,1.2V<sup>(1)</sup> 至 1.8V
  - 2.5V V<sub>CC</sub> 时,1.5V<sup>(1)</sup> 至 2.5V
  - 3.3V V<sub>CC</sub> 时,1.8V<sup>(1)</sup> 至 3.3V
  - 5.0V V<sub>CC</sub> 时, 3.3V 至 5.0V
- 下行转换:
  - 1.8V V<sub>CC</sub> 时,3.3V 至 1.8V
  - 2.5V V<sub>CC</sub> 时, 3.3V 至 2.5V
  - $3.3V V_{CC}$  时,5.0 V 至 3.3V
- 逻辑输出以 Vcc 为基准
- 输出驱动:
  - 电压为 5V 时,输出驱动为 8mA
  - 电压为 3.3V 时,输出驱动为 7mA
  - 电压为 1.8V 时,输出驱动为 3mA
- V<sub>CC</sub> 为 3.3V 时,特征频率高达 50MHz
- 输入引脚可耐受 5V 电压
- 40°C 至 +125°C 工作温度范围
- 可采用无铅封装: SC-70 (DCK)
  - 2mm x 2.1mm x 0.65mm ( 高度 1.10 mm )
- 闩锁性能超过 250mA, 符合 JESD 17 规范
- 支持标准逻辑引脚排列
- 与 AUP1G 和 LVC1G 系列兼容的 CMOS 输出 B1

## 2 应用

- 电信
- 便携式应用
- 服务器
- PC 和笔记本电脑


## 3 说明

SN74LV1T04 是一款具有较低输入阈值的单非门,可 支持电压转换应用。

#### 器件信息(1)

器件型号	封装	封装尺寸 ( 标称值 )
SN74I V1T04	DBV (SOT-23-5)	2.90mm × 1.60mm
3N74LV1104	DCK ( SC70 , 5 )	2.00mm × 1.25mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附



<sup>1</sup> 请参考较低 V<sub>CC</sub> 条件下的 V<sub>IH</sub>/V<sub>IL</sub> 和输出驱动。



## **Table of Contents**

1 特性		
2 应用	1 9.2 Functional Block Diagram	
3 说明	9.3 Feature Description	
4 Revision History	2 9.4 LVxT Enhanced Input Voltage	
5 Related Products	9.5 Device Functional Modes	
6 Pin Configuration and Functions	10 Power Supply Recommendations	
7 Specifications	<sub>5</sub>	
7.1 Absolute Maximum Ratings	5 11.1 Layout Guidelines	
7.2 ESD Ratings	5 12 Device and Documentation Support	
7.3 Recommended Operating Conditions	5 12.1 Receiving Notification of Documentation l	•
7.4 Thermal Information	6 12.2 支持资源	
7.5 Electrical Characteristics	6 12.3 Trademarks	
7.6 Switching Characteristics		
7.7 Operating Characteristics	7 12.5 术语表	14
7.8 Typical Characteristics		
8 Parameter Measurement Information	9 Information	14
4 Revision History 注:以前版本的页码可能与当前版本的页码不	N同	
Changes from Revision B (September 2013	3) to Revision C (June 2022)	Page
分、 <i>电源建议</i> 部分、 <i>布局</i> 部分、接收文档员	型特性部分、 <i>引脚配置和功能</i> 部分、 <i>详细说明</i> 部分、 <i>应用和更新通知</i> 部分和 <i>社区资源</i> 部分 的编号格式	1
Changes from Revision A (September 2013	3) to Revision B (February 2014)	Page
	3) to Revision B (February 2014)	Page
• 更新了文档格式		Page
<ul><li>更新了文档格式</li><li>Added ESD Ratings table, Thermal Inform</li></ul>	nation table, Typical Characteristics section, Pin Configura	Page 1
<ul> <li>更新了文档格式</li> <li>Added ESD Ratings table, Thermal Inform Functions section, Detailed Description se</li> </ul>	nation table, Typical Characteristics section, Pin Configura ection, Power Supply Recommendations section, Layout s	Page 1 ation and section,
<ul> <li>更新了文档格式</li> <li>Added ESD Ratings table, Thermal Inform Functions section, Detailed Description se Receiving Notification of Documentation U</li> </ul>	nation table, Typical Characteristics section, Pin Configura ection, Power Supply Recommendations section, Layout s Jpdates section, and Community Resources section	Page1 ation and section,
<ul> <li>更新了文档格式</li> <li>Added ESD Ratings table, Thermal Inform Functions section, Detailed Description se Receiving Notification of Documentation U</li> <li>Updated Electrical characteristics table</li> </ul>	nation table, Typical Characteristics section, Pin Configura ection, Power Supply Recommendations section, Layout s Jpdates section, and Community Resources section	Page1 ation and section,
<ul> <li>更新了文档格式</li></ul>	nation table, Typical Characteristics section, Pin Configura ection, Power Supply Recommendations section, Layout s Jpdates section, and Community Resources section	Page1 ation and section,

Updated V<sub>CC</sub> values for V<sub>IH</sub> parameter in the Electrical Characteristics table......6

Changes from Revision \* (September 2013) to Revision A (September 2013)

Submit Document Feedback

Page



## **5 Related Products**

DEVICE	PACKAGE	DESCRIPTION
SN74LV1T00	DCK, DBV	2-Input Positive-NAND Gate
SN74LV1T02	DCK, DBV	2-Input Positive-NOR Gate
SN74LV1T04	DCK, DBV	Inverter Gate
SN74LV1T08	DCK, DBV	2-Input Positive-AND Gate
SN74LV1T17	DCK, DBV	Single Schmitt-Trigger Buffer Gate
SN74LV1T14	DCK, DBV	Single Schmitt-Trigger Inverter Gate
SN74LV1T32	DCK, DBV	2-Input Positive-OR Gate
SN74LV1T34	DCK, DBV	Single Buffer Gate
SN74LV1T86	DCK, DBV	Single 2-Input Exclusive-Or Gate
SN74LV1T125	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV1T126	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV4T125	RGY, PW	Quadruple Bus Buffer Gate With 3-State Outputs



## **6 Pin Configuration and Functions**




图 6-1. DCK or DBV Package, 5-Pin SC70 or SOT-23 (Top View)

表 6-1. Pin Functions

P	PIN		DESCRIPTION				
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION				
NC	1	_	Not Internally Connected				
A	2	I	Input A				
GND	3	G	Ground				
Υ	4	0	Output Y				
V <sub>CC</sub>	5	Р	Positive Supply				

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		- 0.5	7.0	V
VI	Input voltage range <sup>(2)</sup>				V
.,	Voltage range applied to a	- 0.5	4.6	V	
Vo	Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup> Voltage range applied to any output in the high or low state <sup>(2)</sup> Input clamp current $V_1 < 0$ Output clamp current $V_2 < 0$ or $V_1 > V_2$	- 0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		- 20	mA
I <sub>OK</sub>	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output curren	t		±25	mA
	Continuous current throug	h V <sub>CC</sub> or GND		±50	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		- 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Machine Model (MM), per JEDEC specification	±200	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		1.6	5.5	V
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.8 V		- 3	
I <sub>OH</sub>	High lavel output ourrent	V <sub>CC</sub> = 2.5 V		- 5	m A
	High-level output current	V <sub>CC</sub> = 3.3 V		- 7	mA
		V <sub>CC</sub> = 5.0 V		- 8	
	Lauriana antonia antonia	V <sub>CC</sub> = 1.8 V		3	
1		V <sub>CC</sub> = 2.5 V		5	mΛ
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3.3 V		7	mA
		V <sub>CC</sub> = 5.0 V		8	
		V <sub>CC</sub> = 1.8 V		20	
Δ <b>t/</b> Δ <b>v</b>	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V or } 2.5 \text{ V}$		20	ns/V
		V <sub>CC</sub> = 5.0 V		20	
T <sub>A</sub>	Operating free-air temperature		- 40	125	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*SCBA004 (SCBA004).

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.4 Thermal Information

	SN74L	V1T04	
THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	UNIT	
	5 PINS	5 PINS	
R <sub>0 JA</sub> Junction-to-ambient thermal resistance	206	252	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETER	TEST CONDITIONS	V.	T <sub>A</sub> =	25°C	$T_A = -40^\circ$	C to +125°C	UNI
PARAMETER		1E31 CONDITIONS	V <sub>cc</sub>	MIN	TYP MAX	MIN	UNI	
			V <sub>CC</sub> = 1.65 V to 1.8 V	0.94		1.0		
			V <sub>CC</sub> = 2.0 V	1.02	·	1.03		
			V <sub>CC</sub> = 2.25 V to 2.5 V	1.135		1.18		
High-level	High-level		V <sub>CC</sub> = 2.75 V	1.21		1.23		V
/IH	input voltage		V <sub>CC</sub> = 3 V to 3.3 V	1.35		1.37		v
			V <sub>CC</sub> = 3.6 V	1.47		1.48		
			V <sub>CC</sub> = 4.5 V to 5.0 V	2.02		2.03		
			V <sub>CC</sub> = 5.5 V	2.1		2.11		
			V <sub>CC</sub> = 1.65 V to 2.0 V		0.58		0.55	
,	Low-level		V <sub>CC</sub> = 2.25 V to 2.75 V		0.75		0.71	V
√ <sub>IL</sub>	input voltage		V <sub>CC</sub> = 3 V to 3.6 V		0.8		0.65	
			V <sub>CC</sub> = 4.5 V to 5.5 V		0.8		0.8	
		I <sub>OH</sub> = -20 μA	1.65 V to 5.5 V	V <sub>CC</sub> - 0.1		V <sub>CC</sub> - 0.1		
			1.65 V	1.28		1.21		
	High-level output voltage	$I_{OH} = -2.0 \text{ mA}$	1.8 V	1.5		1.45		-
		I <sub>OH</sub> = - 2.3 mA	2.21/	2.0		2.0		
		I <sub>OH</sub> = -3 mA	2.3 V	2.0		1.93		
		I <sub>OH</sub> = -3 mA	2.5 V	2.25		2.15		
V <sub>OH</sub>		I <sub>OH</sub> = - 3.0 mA		2.78		2.7		V
		I <sub>OH</sub> = -5.5 mA	3.0 V	2.6		2.49		-
		I <sub>OH</sub> = -5.5 mA	3.3 V	2.9		2.8		
		I <sub>OH</sub> = -4 mA		4.2		4.1		
			4.5 V	4.1		3.95		
		I <sub>OH</sub> = -8 mA	5.0 V	4.6		4.5		
		I <sub>OH</sub> = -8 mA I <sub>OL</sub> = 20 μA	1.65 V to 5.5 V	4.0	0.1	4.5	0.1	
			1.65 V		0.1		0.1	
		I <sub>OL</sub> = 1.9 mA	1.05 V		0.2		0.25	
	Low-level	I <sub>OL</sub> =2.3 mA I <sub>OL</sub> = 3 mA	2.3 V		0.15		0.13	
√ <sub>OL</sub>	output				0.13		0.2	V
	voltage	I <sub>OL</sub> = 3 mA	3.0 V		0.1		0.13	
		I <sub>OL</sub> = 5.5 mA I <sub>OL</sub> = 4 mA			0.2		0.252	
		I <sub>OL</sub> = 4 mA	4.5 V		0.15		0.2	
	Input	IOL - O IIIA			0.3		0.35	
I	leakage current	A input; V <sub>I</sub> = 0 V or V <sub>CC</sub>	0 V, 1.8 V, 2.5 V, 3.3 V, 5.5 V		0.12		±1	μ 🖊
			5.0 V		1		10	
		$V_I = 0 \text{ V or } V_{CC}$	3.3 V		1		10	
СС	current	rent I <sub>O</sub> = 0; open on loading 2.5 V 1	10	μА				
			1.8 V		1		10	1

Submit Document Feedback

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TEST CONDITIONS V <sub>CC</sub> T <sub>A</sub> = 25°C		T <sub>A</sub> = -40°C to +125°C	UNIT
FA	RAWLILK	TEST CONDITIONS	♥cc	MIN TYP MAX	MIN TYP MAX	
A 1	Additional	One input at 0.3 V or 3.4 V, Other inputs at 0 or $V_{CC}$ , $I_{O} = 0$	5.5 V	1.35	1.5	mA
ΔI <sub>CC</sub>	static supply current	One input at 0.3 V or 1.1 V Other inputs at 0 or $V_{CC}$ , $I_{O} = 0$	1.8 V	10	10	μА
C <sub>i</sub>	Input capacitance	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	2 10	2 10	pF
C <sub>o</sub>	Output capacitance	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	2.5	2.5	pF

## 7.6 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see 🛭 8-1)

PARAMETER	FROM	то	FREQUENCY	V <sub>cc</sub>	CL	T,	4 = 25°	С	$T_A = -$	65°C to	125°C	UNIT							
TANAMETER	(INPUT)	(OUTPUT)	(TYP)	₩66	OL.	MIN	TYP	MAX	MIN	TYP	MAX	Oitii							
				5.0 V	15 pF		4	5		4	5	ns							
	Any In		DC to 50 MHz	3.0 V	30 pF		5.5	7.0		5.5	7.0	115							
			DC to 50 MHz	DC 10 30 WH 12	DC 10 30 WI 12	3.3 V	15 pF		4.8	5		5	5.5	20					
		Y			3.3 V	30 pF		5	5.5		5.5	6.5	ns						
t <sub>pd</sub>		Ally III	DC to 25 MHz	2.5 V	15 pF		6	6.5		7	7.5	ns							
				DC to 25 MHZ	DC to 25 MHZ	DC to 23 WI 12	DC 10 23 WII 12	DC 10 23 WI 12	DC 10 23 WII 12	DC to 25 MHZ	DC to 25 MHZ	DC to 25 MHZ	2.5 V	30 pF		6.5	7.5		7.5
			DC to 15 MHz 1.8	DC to 15 MHz 1.8 V	101/	15 pF		10.5	11		11	12	20						
					DC to 15 MHz	DC to 15 MHz	DC to 15 MHz	5 to 15 MHZ   1.8 V	30 pF		12	13		12	14	ns			

# 7.7 Operating Characteristics

T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
			1.8 V ± 0.15 V	10	
	Power dissipation capacitance	f = 1 MHz and 10 MHz	2.5 V ± 0.2 V	10	pF
C <sub>pd</sub>	Power dissipation capacitance	I – I MINZ AND TO MINZ	3.3 V ± 0.3 V	10	pr
			5.5 V ± 0.5 V	10	



## 7.8 Typical Characteristics






图 7-3. Switching Characteristics at 15 MHz Excellent Signal Integrity (3.3 V to 1.8 V at 1.8-V V<sub>CC</sub>)

Submit Document Feedback

## **8 Parameter Measurement Information**



	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
C <sub>L</sub>	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V <sub>MI</sub>	V <sub>I</sub> /2	V <sub>I</sub> /2
V <sub>MO</sub>	V <sub>CC</sub> /2	V <sub>CC</sub> /2



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

图 8-1. Load Circuit and Voltage Waveforms

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

## 9 Detailed Description

#### 9.1 Overview

The SN74LV1T04 device is a low-voltage CMOS gate logic that operates at a wider voltage range for industrial, portable, telecom, and automotive applications. The output level is referenced to the supply voltage and is able to support 1.8-V, 2.5-V, 3.3-V, and 5.0-V CMOS levels. The input is designed with a lower threshold circuit to match 1.8-V input logic at  $V_{CC} = 3.3$  V and can be used in 1.8 V to 3.3 V level-up translation. In addition, the 5 V tolerant input pins enable down translation (that is, 3.3 V to 2.5 V output at  $V_{CC} = 2.5$  V). The wide  $V_{CC}$  range of 1.8 V to 5.5 V allows generation of desired output levels to connect to controllers or processors. The SN74LV1T04 device is designed with current-drive capability of 8 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

## 9.2 Functional Block Diagram



图 9-1. Logic Diagram (NAND Gate)

#### 9.3 Feature Description

## 9.3.1 Clamp Diode Structure

#### **CAUTION**

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




图 9-2. Electrical Placement of Clamping Diodes for Each Input and Output

#### 9.3.2 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

#### 9.4 LVxT Enhanced Input Voltage

The SN74LV1T04 belongs to TI's LVxT family of Logic devices with integrated voltage level translation. This family of devices was designed with reduced input voltage thresholds to support up-translation, and inputs tolerant of signals with up to 5.5 V levels to support down-translation. The output voltage will always be referenced to the supply voltage ( $V_{CC}$ ), as described in the *Electrical Characteristics* table. To ensure proper functionality, input signals must remain at or below the specified  $V_{IH(MIN)}$  level for a HIGH input state, and at or below the specified  $V_{IL(MAX)}$  for a LOW input state.  $\[ \]$  9-3 shows the typical  $V_{IH}$  and  $V_{IL}$  levels for the LVxT family of devices, as well as the voltage levels for standard CMOS devices for comparison.

The inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law  $(R = V \div I)$ .

The inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in the *Implications of Slow or Floating CMOS Inputs* application report.

Do not leave inputs floating at any time during operation. Unused inputs must be terminated at  $V_{CC}$  or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; however, a 10-k  $\Omega$  resistor is recommended and will typically meet all requirements.




图 9-3. LVxT Input Voltage Levels

#### 9.4.1 Down Translation

Signals can be translated down using the SN74LV1T04. The voltage applied at the  $V_{CC}$  will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables.

When connected to a high-impedance input, the output voltage will be approximately  $V_{CC}$  in the HIGH state, and 0 V in the LOW state. Ensure that the input signals in the HIGH state are between  $V_{IH(MIN)}$  and 5.5 V, and input signals in the LOW state are lower than  $V_{IL(MAX)}$  as shown in  $\boxed{8}$  9-3.

For example, standard CMOS inputs for devices operating at 5.0 V, 3.3 V or 2.5 V can be down-translated to match 1.8 V CMOS signals when operating from 1.8-V  $V_{CC}$ . See  $\centsymbol{\mathbb{Z}}$  9-4.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

#### Down Translation Combinations:

- 1.8-V  $V_{CC}$  Inputs from 2.5 V, 3.3 V, and 5.0 V
- 2.5-V  $V_{CC}\,$  Inputs from 3.3 V and 5.0 V
- 3.3-V V<sub>CC</sub> Inputs from 5.0 V

#### 9.4.2 Up Translation

Input signals can be up translated using the SN74LV1T04. The voltage applied at  $V_{CC}$  will determine the output voltage and the input thresholds as described in the *Recommended Operating Conditions* and *Electrical Characteristics* tables. When connected to a high-impedance input, the output voltage will be approximately  $V_{CC}$  in the HIGH state, and 0 V in the LOW state.

The inputs have reduced thresholds that allow for input high-state levels which are much lower than standard values. For example, standard CMOS inputs for a device operating at a 5-V supply will have a  $V_{IH(MIN)}$  of 3.5 V. For the SN74LV1T04,  $V_{IH(MIN)}$  with a 5-V supply is only 2 V, which would allow for up-translation from a typical 2.5-V to 5-V signals.

Ensure that the input signals in the HIGH state are above  $V_{IH(MIN)}$  and input signals in the LOW state are lower than  $V_{IL(MAX)}$  as shown in  $\boxed{8}$  9-4.

#### Up Translation Combinations:

- 1.8-V V<sub>CC</sub> Inputs from 1.2 V
- 2.5-V V<sub>CC</sub> Inputs from 1.8 V
- 3.3-V  $V_{CC}$  Inputs from 1.8 V and 2.5 V
- 5.0-V  $V_{CC}$  Inputs from 2.5 V and 3.3 V




图 9-4. LVxT Up and Down Translation Example

#### 9.5 Device Functional Modes

表 9-1 shows the functional modes of SN74LV1T04.

表 9-1. Function Table

• •						
INPUT <sup>(1)</sup> (LOWER LEVEL INPUT)	OUTPUT <sup>(2)</sup> (V <sub>CC</sub> CMOS)					
Α	Y					
Н	L					
L	Н					
SUPPLY V	<sub>CC</sub> = 3.3 V					
A	Y					
V <sub>IH</sub> (min) = 1.35 V V <sub>IL</sub> (max) = 0.8 V	V <sub>OH</sub> (min) = 2.9 V V <sub>OL</sub> (max) = 0.2 V					

- (1) H = High Voltage Level, L = Low Voltage Level, X = Do not Care, Z = High Impedance
- (2) H = Driving High, L = Driving Low, Z = High Impedance State

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-  $\mu$  F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-  $\mu$  F and 1-  $\mu$  F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in the following layout example.

## 11 Layout

#### 11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



## 12 Device and Documentation Support

## 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 12.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LV1T04

www.ti.com 8-Jun-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV1T04DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(NEC3, NECJ, NECS)	Samples
SN74LV1T04DBVRG4	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	NEC3	Samples
SN74LV1T04DCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(WC3, WCJ, WCS)	Samples
SN74LV1T04DCKRG4	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		WC3	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## PACKAGE OPTION ADDENDUM

www.ti.com 8-Jun-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 8-Jun-2022


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV1T04DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74LV1T04DBVR	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LV1T04DBVRG4	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LV1T04DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LV1T04DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74LV1T04DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LV1T04DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3



www.ti.com 8-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV1T04DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T04DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T04DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T04DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LV1T04DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
SN74LV1T04DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LV1T04DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0

# DCK (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

# PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





SMALL OUTLINE TRANSISTOR




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司