
www.ti.com


SLVS702-OCTOBER 2006

FEATURES

- Controlled Baseline
 - One Assembly
 - One Test Site
 - One Fabrication Site
- Extended Temperature Performance of –55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Open-Drain Power-Good (PG) Status Output
- Available in 1.5-V, 1.8-V, 2.7-V, 2.8-V, 3.3-V, 5-V Fixed-Output and Adjustable Versions
- Dropout Voltage Typically 200 mV at 250 mA
- Ultralow 92-μA Quiescent Current (Typ)
- 8-Pin MSOP (DGK) Package
- Low Noise (55 μV_{rms}) Without an External Filter (Bypass) Capacitor
- 2% Tolerance Over Specified Conditions For Fixed-Output Versions
- Fast Transient Response
- Thermal Shutdown Protection
- See the TPS779xx Family of Devices for Active-High Enable
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.



DROPOUT VOLTAGE vs JUNCTION TEMPERATURE



T_J – Junction Temperature – °C

DESCRIPTION

The TPS77401 is a low-dropout (LDO) regulator with power good (PG) function. This device is capable of supplying 250 mA of output current with a dropout of 200 mV. Quiescent current is 92 μ A at full load dropping down to 1 μ A when device is disabled. This device is optimized to be stable with a wide range of output capacitors including low-ESR ceramic (10- μ F) or low-capacitance (1 μ F) tantalum capacitors. This device has extremely low noise output performance (55 μ V_{rms}) without using any added filter capacitors. The TPS77401 is designed to have fast transient response for larger load current changes.

The TPS77401 is offered in 1.5-V, 1.8-V, 2.7-V, 2.8-V, 3.3-V, and 5-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.5 V to 5.5 V). Output voltage tolerance is 2% over line, load, and temperature ranges. The TPS77401 device is available in an 8-pin mini small-outline package (MSOP) (DGK).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DESCRIPTION (CONTINUED)

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 200 mV at an output current of 250 mA for 3.3-V option) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 92 μ A over the full range of output current, 0 mA to 250 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems.

The device is enabled when the enable (\overline{EN}) pin is connected to a low-level input voltage. This LDO family also features a sleep mode; applying a TTL high signal to \overline{EN} shuts down the regulator, reducing the quiescent current to less than 1 μ A at T_{\perp} = 25°C.

For the TPS77401, the power good (PG) terminal is an active-high output, which can be used to implement a power-on reset or a low-battery indicator. An internal comparator in the TPS77401 monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage. When OUT falls below 82% of its regulated voltage, PG goes to a low-impedance state. PG goes to a high-impedance state when OUT is above 82% of its regulated voltage.

AVAILABLE OPTIONS(1)

т	OUTPUT VOLTAGE (V)	PACKAGED DEVICE MS	SOP (DGK)
I J	TYP	ORDERABLE PART NUMBER	SYMBOL
−55°C to 125°C	Adjustable 1.5 V to 5.5 V	TPS77401MDGKREP	BYQ

(1) The TPS77401 is programmable using an external resistor divider (see application information). The DGK package is available taped and reeled.





Figure 1. Typical Application Configuration (for Fixed-Output Options)




FUNCTIONAL BLOCK DIAGRAMS

ADJUSTABLE VERSION



FIXED-VOLTAGE VERSION




TERMINAL FUNCTIONS

TERM	TERMINAL		DESCRIPTION						
NAME	NO.	I/O	DESCRIPTION						
FB/SENSE	1	I	Feedback input voltage for adjustable device (sense input for fixed options)						
PG	2	0	Power good						
EN	3	I	Enable						
GND	4		Regulator ground						
IN	5, 6	I	Input voltage						
OUT	7, 8	0	Regulated output voltage						



PG TIMING DIAGRAM



[†] V_{res} is the minimum input voltage for a valid PG. The symbol V_{res} is not currently listed within EIA or JEDEC standards for semiconductor symbology.

 $^{^{\}ddagger}$ V_{IT} – Trip voltage is typically 18% lower than the output voltage (82%V_O) V_{IT} to V_{IT+} is the hysteresis voltage.



TPS77401-EP 250-mA LDO VOLTAGE REGULATOR WITH POWER-GOOD OUTPUT

SLVS702-OCTOBER 2006

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
VI	Input voltage range (2)	-0.3	13.5	V	
	Voltage range at EN	-0.3	16.5	V	
	Maximum PG voltage		16.5	V	
	Peak output current	Internally limited			
	Continuous total power dissipation	See Dissi	pation R	ating Table	
Vo	Output voltage (OUT, FB)		5.5	V	
T _j	Operating virtual junction temperature range ⁽³⁾	- 55	125	°C	
T _{stg}	Storage temperature range	-65	150	°C	
	ESD rating, Human-Body Model (HBM)		2	kV	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values are with respect to network terminal ground.

Dissipation Ratings – Free-Air Temperatures

PACKAGE	AIR FLOW (CFM)	θ _{JA} (°C/W)	θJc (°C/W)	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
	0	266.2	3.84	376 mW	3.76 mW/°C	207 mW	150 mW
DGK	150	255.2	3.92	392 mW	3.92 mW/°C	216 mW	157 mW
	250	242.8	4.21	412 mW	4.12 mW/°C	227 mW	165 mW

Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{I}	Input voltage ⁽¹⁾	2.7	10	V
Vo	Output voltage range	1.5	5.5	V
Io	Output current ⁽²⁾	0	250	mA
T_J	Operating virtual junction temperature (2)	– 55	125	°C

To calculate the minimum input voltage for your maximum output current, use the following equation: $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$. Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the

⁽³⁾ Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional infomation on enhanced plastic packaging

device operate under conditions beyond those specified in this table for extended periods of time.

TPS77401-EP 250-mA LDO VOLTAGE REGULATOR WITH POWER-GOOD OUTPUT

SLVS702-OCTOBER 2006



Electrical Characteristics

over recommended operating junction temperature range ($T_J = -55^{\circ}C$ to $125^{\circ}C$), $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_O = 10 \mu F$ (unless otherwise noted)

PAR	AMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
	A divistable valtage	151/21/2551/	T _J = 125°C	0.98V _O		1.02V _O	V	
	Adjustable voltage	$1.5 \text{ V} \le \text{V}_{\text{O}} \le 5.5 \text{ V}$	T _J = Full range	0.977V _O		1.023V _O	V	
	1.5-V output	$T_J = 25^{\circ}C$,	2.7 V < V _{IN} < 10 V		1.5		V	
	1.5-v output	$2.7 \text{ V} < \text{V}_{\text{IN}} < 10 \text{ V}$		1.470		1.530	V	
	1.8-V output	$T_J = 25^{\circ}C$,	2.8 V < V _{IN} < 10 V		1.8			
	1.6-v output	$2.8 \text{ V} < \text{V}_{\text{IN}} < 10 \text{ V}$		1.764		1.836		
Output voltage (1)(2)	2.7-V output	$T_J = 25^{\circ}C$,	$3.7 \text{ V} < \text{V}_{\text{IN}} < 10 \text{ V}$		2.7			
Output voltage (7)	2.7-v output	$3.7 \text{ V} < \text{V}_{\text{IN}} < 10 \text{ V}$		2.646		2.754	V	
	2.8-V output	$T_J = 25^{\circ}C$,	$3.8 \text{ V} < \text{V}_{\text{IN}} < 10 \text{ V}$		2.8		V	
	2.0-V Output	$3.8 \text{ V} < \text{V}_{\text{IN}} < 10 \text{ V}$		2.744		2.856		
	3.3-V output	$T_J = 25^{\circ}C$,	$4.3 \text{ V} < \text{V}_{\text{IN}} < 10 \text{ V}$		3.3			
	3.3-v output	$4.3 \text{ V} < \text{V}_{\text{IN}} < 10 \text{ V}$		3.234		3.366		
	5-V output	$T_J = 25^{\circ}C$,	6 V < V _{IN} < 10 V		5.0		V	
5-v output		$6.0 \text{ V} < \text{V}_{\text{IN}} < 10 \text{ V}$				5.1	V	
Quiescent current (GND current) (1) (2)		$T_J = 25^{\circ}C$			92		^	
Quiescent current (G	ND currently (/ /	T _J = Full range				135	μΑ	
Output voltage line re	Output voltage line regulation $(\Delta V_O/V_O)^{(3)}$		$T_J = 25^{\circ}C$		0.005		%/V	
Output voltage line regulation (Avo, vo)		$V_{O} + 1 V < V_{I} \le 10 V$				0.05	%/V	
Load regulation		$T_J = 25^{\circ}C$			1		mV	
Output noise voltage		BW = 300 Hz to 100 kHz,	$T_J = 25^{\circ}C$		55		$\mu V rms$	
Output current limit		$V_O = 0 V$			0.9	1.3	Α	
Peak output current		2 ms pulse width,	50% duty cycle		400		mA	
Thermal shutdown ju	nction temperature				144		°C	
Standby current		EN = V₁	$T_J = 25^{\circ}C$			1	μΑ	
Standby Current	_		T _J = Full range			3	μΑ	
FB input current	Adjustable voltage	FB = 1.5 V				1	μΑ	
High-level enable inp	ut voltage			2			V	
Low-level enable input	ut voltage					0.7	V	
Enable input current				-1		1	μΑ	
PSRR Power-suppl	y rejection ratio	f = 1 kHz,	$T_J = 25^{\circ}C$		55		dB	
Minimum inp	Minimum input voltage for valid PG		$V_{(PG)} \leq 0.8 \text{ V}$		1.1		V	
Trip threshol	d voltage	V _O decreasing		79		85	%V _O	
PG Hysteresis ve	oltage	Measured at V _O			0.5		70 V O	
Output low v	oltage	$V_1 = 2.7 V$,	$I_{(PG)} = 1 \text{ mA}$		0.15	0.4	V	
Leakage cur	rent	$V_{(PG)} = 5 V$				1	μΑ	

⁽¹⁾ Minimum input operating voltage is 2.7 V or $V_{O(typ)}$ + 1 V, whichever is greater. Maximum input voltage = 10 V, minimum output current

$$\begin{array}{l} \text{1 mA.} \\ \text{1 } I_{O} = 1 \text{ mA to } 250 \text{ mA} \\ \text{1 If } V_{O} < 1.8 \text{ V, then } V_{I(max)} = 10 \text{ V, } V_{I(min)} = 2.7 \text{ V:} \\ \text{Line regulation } (\text{mV}) \ = \ (\%/\text{V}) \ \times \frac{V_{O} \bigg(V_{I(max)} - 2.7 \text{ V} \bigg)}{100} \times 1000 \\ \text{If } V_{O} > 2.5 \text{ V, then } V_{I(max)} = 10 \text{ V, } V_{I(min)} = V_{O} + 1 \text{ V:} \\ \text{Line regulation } (\text{mV}) \ = \ (\%/\text{V}) \ \times \frac{V_{O} \bigg(V_{I(max)} - \bigg(V_{O} + 1 \bigg) \bigg)}{100} \times 1000 \end{array}$$



TPS77401-EP 250-mA LDO VOLTAGE REGULATOR WITH POWER-GOOD OUTPUT

SLVS702-OCTOBER 2006

Electrical Characteristics (continued)

over recommended operating junction temperature range ($T_J = -55^{\circ}C$ to 125°C), $V_I = V_{O(typ)} + 1$ V, $I_O = 1$ mA, $\overline{EN} = 0$ V, $C_O = 10~\mu F$ (unless otherwise noted)

PARAMETER			TEST	TEST CONDITIONS			MAX	UNIT
		2.8-V output	I _O = 250 mA,	T _J = 25°C		270		
	2.6-v output	I _O = 250 mA				475		
\/	V _{DO} Dropout voltage (4)	2.2.\/ autnut	1 250 mA	T _J = 25°C		200		m)/
v _{DO}		3.3-V output	$I_O = 250 \text{ mA}$	T _J = Full Range			350	mV
	I _O = 250	I _O = 250 mA,	T _J = 25°C		125			
	5-V output	I _O = 250 mA				190		


⁽⁴⁾ IN voltage equals $V_{O(typ)}$ – 100 mV; 1.5-V, 1.8-V, and 2.7-V dropout voltage limited by input voltage range limitations (i.e., 3.3-V input voltage needs to drop to 3.2-V for purpose of this test).



TYPICAL CHARACTERISTICS

Table of Graphs

2, 3 4, 5 6
6
0
7
8
9
10
11
12, 14
13, 15
16
18–21






Figure 2.

Figure 3.










Figure 4.

TPS77xxx GROUND CURRENT vs





Figure 6.

TPS77x18 OUTPUT VOLTAGE






Figure 5.

TPS77x33 POWER SUPPLY REJECTION RATIO vs





Figure 7.








Figure 8.

TPS77x01 DROPOUT VOLTAGE vs




Figure 10.

TPS77x33 OUTPUT IMPEDANCE vs FREQUENCY




Figure 9.

TPS77x33 DROPOUT VOLTAGE

JUNCTION TEMPERATURE





Figure 11.














Figure 16.




Figure 17. Test Circuit for Typical Regions of Stability (Figure 18 through Figure 21) (Fixed-Output Options)



TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE[†] vs

OUTPUT CURRENT




Figure 18.

TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE[†]

OUTPUT CURRENT




Figure 20.

TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE† vs




Figure 19.

TYPICAL REGION OF STABILITY EQUIVALENT SERIES RESISTANCE[†]

vs OUTPUT CURRENT




Figure 21.



APPLICATION INFORMATION

Pin Functions

Enable (EN)

The \overline{EN} terminal is an input that enables or shuts down the device. If \overline{EN} is a logic high, the device is in shutdown mode. When \overline{EN} goes to logic low, the device is enabled.

Power Good (PG)

The PG terminal is an open-drain, active-high output that indicates the status of V_{out} (output of the LDO). When V_{out} reaches 82% of the regulated voltage, PG goes to a high-impedance state. It goes to a low-impedance state when V_{out} falls below 82% (i.e., overload condition) of the regulated voltage. The open-drain output of the PG terminal requires a pullup resistor.

Sense (SENSE)

The SENSE terminal of the fixed-output options must be connected to the regulator output, and the connection should be as short as possible. Internally, SENSE connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network and noise pickup feeds through to the regulator output. It is essential to route the SENSE connection in such a way to minimize/avoid noise pickup. Adding RC networks between the SENSE terminal and Vout to filter noise is not recommended because it may cause the regulator to oscillate.

Feedback (FB)

FB is an input terminal used for the adjustable-output options and must be connected to an external feedback resistor divider. The FB connection should be as short as possible. It is essential to route it in such a way to minimize/avoid noise pickup. Adding RC networks between FB terminal and V_{out} to filter noise is not recommended because it may cause the regulator to oscillate.

External Capacitor Requirements

An input capacitor is not usually required; however, a bypass capacitor (0.047 μF or larger) improves load transient response and noise rejection if the device is located more than a few inches from the power supply. A higher-capacitance capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Most low-noise LDOs require an external capacitor to further reduce noise. This will impact the cost and board space. The TPS77401 have very low noise specification requirements without using any external components.

Like all LDO regulators, the TPS77401 requires an output capacitor connected between OUT (output of the LDO) and GND (signal ground) to stabilize the internal control loop. The minimum recommended capacitance value is 1 μ F, provided the ESR meets the requirement in Figure 19 and Figure 21. In addition, a low-ESR capacitor can be used if the capacitance is at least 10 μ F and the ESR meets the requirements in Figure 18 and Figure 20. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements previously described.

Ceramic capacitors have different types of dielectric material with each exhibiting different temperature and voltage variation. The most common types are X5R, X7R, Y5U, Z5U, and NPO. The NPO type ceramic type capacitors are generally the most stable over temperature. However, the X5R and X7R are also relatively stable over temperature (with the X7R being the more stable of the two) and are, therefore, acceptable to use. The Y5U and Z5U types provide high capacitance in a small geometry, but exhibit large variations over temperature; therefore, the Y5U and Z5U are not generally recommended for use on this LDO. Independent of which type of capacitor is used, one must make certain that at the worst-case condition, the capacitance/ESR meets the requirements specified in Figure 18 through Figure 21.

Figure 22 shows the output capacitor and its parasitic impedances in a typical LDO output stage.





APPLICATION INFORMATION (continued)




Figure 22. LDO Output Stage With Parasitic Resistances ESR

In steady state (dc state condition), the load current is supplied by the LDO (solid arrow) and the voltage across the capacitor is the same as the output voltage ($V_{Cout} = V_{out}$). This means no current is flowing into the C_{out} branch. If I_{out} suddenly increases (transient condition), the following occurs:

- The LDO is not able to supply the sudden current need due to its response time (t₁ in Figure 23). Therefore, capacitor C_{out} provides the current for the new load condition (dashed arrow). C_{out} now acts like a battery with an internal resistance, ESR. Depending on the current demand at the output, a voltage drop will occur at R_{ESR}. This voltage is shown as V_{ESR} in Figure 22.
- When C_{out} is conducting current to the load, initial voltage at the load is V_{out} = V_{Cout} V_{ESR}. Due to the discharge of C_{out}, the output voltage V_{out} drops continuously until the response time t₁ of the LDO is reached and the LDO resumes supplying the load. From this point, the output voltage starts rising again until it reaches the regulated voltage. This period is shown as t₂ in Figure 23.

The figure also shows the impact of different ESRs on the output voltage. The left brackets show different levels of ESRs, where number 1 displays the lowest ESR and number 3 displays the highest ESR.

- The higher the ESR, the larger the droop at the beginning of load transient.
- The smaller the output capacitor, the faster the discharge time and the bigger the voltage droop during the LDO response period.

Conclusion

To minimize the transient output droop, capacitors must have a low ESR and be large enough to support the minimum output voltage requirement.



APPLICATION INFORMATION (continued)




Figure 23. Correlation of Different ESRs and Their Influence to the Regulation of V_{out} at a Load Step From Low-to-High Output Current

APPLICATION INFORMATION (continued)

Programming the TPS77401 Adjustable LDO Regulator

The output voltage of the TPS77401 adjustable regulator is programmed using an external resistor divider as shown in Figure 24. The output voltage is calculated using:


$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where:

V_{ref} = 1.1834 V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 50- μ A divider current. Lower-value resistors can be used, but offer no inherent advantage and waste more power. Higher values should be avoided, as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 30.1 k Ω to set the divider current at 50 μ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{2}$$



OUTPUT VOLTAGE PROGRAMMING GUIDE

OUTPUT VOLTAGE	R1	R2	UNIT
2.5 V	33.5	30.1	kΩ
3.3 V	53.8	30.1	kΩ
3.6 V	61.5	30.1	kΩ

NOTE: To reduce noise and prevent oscillation, R1 and R2 need to be as close as possible to the FB/SENSE terminal.

Figure 24. TPS77401 Adjustable LDO Regulator Programming

Regulator Protection

The TPS77401 PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The device also features internal current limiting and thermal protection. During normal operation, the TPS77401 limits output current to approximately 0.9 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C (typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C (typ), regulator operation resumes.



APPLICATION INFORMATION (continued)

Power Dissipation and Junction Temperature

Specified regulator operation is ensured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

The maximum power dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta,JA}}$$

Where:

T₁max = Maximum allowable junction temperature

 $R_{\theta JA}$ = Thermal resistance, junction to ambient, for the package, i.e., 266.2°C/W for the 8-terminal MSOP with no airflow

T_A = Ambient temperature

The regulator dissipation is calculated using:

$$P_{D} = (V_{I} - V_{O}) \times I_{O}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS77401MDGKREP	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	BYQ	Samples
V62/06663-01XE	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	BYQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS77401MDGKREP	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS77401MDGKREP	VSSOP	DGK	8	2500	358.0	335.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated