## OPA2834 50MHz，170 1 A，负电源轨输入，轨至轨输出，电压反馈放大器

1 特性

- 超低功耗：
- 电源电压：2．7V 至 5.4 V
- 静态电流 $\left(I_{Q}\right): 170 \mu \mathrm{~A} / \mathrm{ch}$（典型值）
- 带宽： $50 \mathrm{MHz}(\mathrm{G}=1 \mathrm{~V} / \mathrm{V})$
- 压摆率： $26 \mathrm{~V} / \mu \mathrm{s}$
- 稳定时间 $(0.1 \%): 88 n s\left(2 V_{\text {STEP }}\right)$
- $\mathrm{HD}_{2}, ~ \mathrm{HD}_{3}: 10 \mathrm{kHz}\left(2 \mathrm{~V}_{\mathrm{PP}}\right)$ 时分别为 -131 dBc 和 $-146 \mathrm{dBc}$
- 输入电压噪声： $12 \mathrm{nV} / \sqrt{\mathrm{Hz}}(\mathrm{f}=10 \mathrm{kHz})$
- 输入失调电压： $350 \mu \mathrm{~V}$（最大值为 $\pm 1.9 \mathrm{mV}$ ）
- 负电源轨输入，轨至轨输出（RRO）
- 输入电压范围：－0．2V 至 3.9 V （5V 电源）
－工作温度范围：
$-40^{\circ} \mathrm{C}$ 至 $+125^{\circ} \mathrm{C}$
2 应用
- 电源电流检测
- 低功耗信号调节
- 电池供电 应用
- 便携式录音机
- 低功耗 SAR 和 $\Delta-\Sigma$ ADC 驱动器
- 便携式器件

3 说明
OPA2834 是一款双通道超低功耗，轨至轨输出，负电源轨输入，电压反馈（VFB）运算放大器，设计的工作电源电压范围为 2.7 V 至 5.4 V （单电源）或 $\pm 1.35 \mathrm{~V}$ 至 $\pm 2.7 \mathrm{~V}$（双电源）。这款放大器每通道仅消耗 $170 \mu \mathrm{~A}$的电流，单位增益带宽为 50 MHz ，性能／功耗比处于轨至轨放大器的行业领先水平。

对于 要求 低功耗的电池供电和便携式应用，OPA2834可提供出色的带宽 $I_{Q}$ 比。OPA2834 可提供极低的失真，非常适用于数据采集系统和麦克风前置放大器。

请参见器件比较表，了解如何选择德州仪器（TI）提供的低功耗，低噪声 5 V 放大器，以及 20 MHz 至 300 MHz 的增益带宽产品。

| 器件信息 ${ }^{(1)}$ |  |  |
| :--- | :---: | :--- |
| 器件型号 | 封装 | 封装尺寸 $($ 标称值） |
| OPA2834 | VSSOP（8） | $3.00 \mathrm{~mm} \times 3.00 \mathrm{~mm}$ |

（1）如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

1kHz FFT 图
$\left(V_{\text {OUT }}=1 V_{\text {RMS }}, R_{L}=100 \mathrm{k} \Omega, G=1\right.$ ）


低侧电流分流监控


## 目录

1 特性 ..... 1
2 应用 ..... 1
3 说明 ..... 1
4 修订历史记录 ..... 2
5 Device Comparison Table ..... 3
6 Pin Configuration and Functions ..... 3
7 Specifications ..... 4
7．1 Absolute Maximum Ratings ..... 4
7．2 ESD Ratings ..... 4
7．3 Recommended Operating Conditions ..... 4
7．4 Thermal Information ..... 4
7．5 Electrical Characteristics： 3 V to 5 V ..... 5
7．6 Typical Characteristics： $\mathrm{V}_{\mathrm{s}}=5 \mathrm{~V}$ ..... 6
7．7 Typical Characteristics： $\mathrm{V}_{\mathrm{S}}=3.0 \mathrm{~V}$ ..... 9
7．8 Typical Characteristics：$\pm 2.5$－V to $\pm 1.5$－V Split Supply ..... 12
8 Detailed Description ..... 15
8．1 Overview ..... 15
8．2 Functional Block Diagrams ..... 15
8．3 Feature Description ..... 15
8．4 Device Functional Modes ..... 17
9 Application and Implementation ..... 20
9．1 Application Information ..... 21
9．2 Typical Applications ..... 21
10 Power Supply Recommendations ..... 25
11 Layout． ..... 26
11．1 Layout Guidelines ..... 26
11．2 Layout Examples ..... 26
12 器件和文档支持 ..... 27
12.1 文档支持 ..... 27
12.2 接收文档更新通知 ..... 27
12.3 社区资源 ..... 27
12.4 商标 ..... 27
12.5 静电放电警告 ..... 27
12．6 Glossary ..... 27
13 机械，封装和可订购信息 ..... 27

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。
Changes from Original（June 2019）to Revision A Page
－已更改 将文档状态从 APL 更改为生产数据 ..... 1
www.ti.com.cn

## 5 Device Comparison Table

| PART NUMBER | CHANNELS | $\begin{gathered} A_{v}=+1 \text { BANDWIDTH } \\ (\mathrm{MHz}) \end{gathered}$ | $\begin{gathered} 5-\mathrm{V} \mathrm{I}_{\mathrm{Q}} \\ \left(\mathrm{~mA}, \text { Typ } 25^{\circ} \mathrm{C}\right) \end{gathered}$ | INPUT NOISE VOLTAGE ( $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ ) | $\begin{gathered} 2-V_{\mathrm{PP}} \text { THD } \\ (\mathrm{dBc}, 100 \mathrm{kHz}) \end{gathered}$ | RAIL-TO-RAIL INPUT/OUTPUT | Single Channel |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPA2834 | 2 | 50 | 0.17 | 12 |  | $\mathrm{V}_{\text {S- }}$, output | - |
| OPA2835 | 2 | 56 | 0.25 | 9.4 | -104 | $\mathrm{V}_{\text {S- }}$, output | OPA835 |
| OPA2836 | 2 | 205 | 1.0 | 4.6 | -118 | $\mathrm{V}_{\text {S- }}$, output | OPA836 |
| OPA2837 | 2 | 105 | 0.6 | 4.7 | -118 | $\mathrm{V}_{\text {S- }}$, output | OPA837 |
| OPA838 | 1 | - | 0.96 | 1.9 | -110 | $\mathrm{V}_{\text {S-, }}$, output | - |

## 6 Pin Configuration and Functions



Pin Functions

| PIN |  | FUNCTION ${ }^{(1)}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NO. | NAME |  |  |
| 1 | Vout1 | 0 | Amplifier 1 output pin |
| 2 | $\mathrm{V}_{\text {IN1- }}$ | I | Amplifier 1 inverting input pin |
| 3 | $\mathrm{V}_{1 \mathrm{~N} 1+}$ | 1 | Amplifier 1 noninverting input pin |
| 4 | $\mathrm{V}_{\text {S- }}$ | P | Negative power-supply pin |
| 5 | $\mathrm{V}_{1 \mathrm{~N} 2+}$ | 1 | Amplifier 2 noninverting input pin |
| 6 | $\mathrm{V}_{\text {IN2- }}$ | 1 | Amplifier 2 inverting input pin |
| 7 | $\mathrm{V}_{\text {OUT2 }}$ | 0 | Amplifier 2 output pin |
| 8 | $\mathrm{V}_{\text {S }}$ | P | Positive power-supply input |

(1) $\mathrm{I}=$ input, $\mathrm{O}=$ output, and $\mathrm{P}=$ power.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
|  | Supply voltage (total bipolar supplies) ${ }^{(2)}$ | 5.5 | V |
| $\mathrm{V}_{\text {S- }}$ to $\mathrm{V}_{\text {S+ }}$ | Supply turnon/off maximum $\mathrm{dV} / \mathrm{dT}{ }^{(3)}$ | 1 | $\mathrm{V} / \mathrm{\mu s}$ |
| $V_{1}$ | Input voltage | $\mathrm{V}_{S_{-}-0.5} \quad \mathrm{~V}_{\mathrm{S}_{+}+0.5}$ | V |
| $\mathrm{V}_{\text {ID }}$ | Differential input voltage | $\pm 1$ | V |
| 1 | Continuous input current ${ }^{(4)}$ | $\pm 10$ | mA |
| $\mathrm{I}_{0}$ | Continuous output current ${ }^{(5)}$ | $\pm 20$ | mA |
|  | Continuous power dissipation | See Thermal Information |  |
| $\mathrm{T}_{\mathrm{J}}$ | Maximum junction temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | -40 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature | -65 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) $\mathrm{V}_{\mathrm{S}}$ is the total supply voltage given by $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{S}_{+}}-\mathrm{V}_{\mathrm{S}_{-}}$.
(3) Staying below this $\pm$ supply turnon edge rate prevents the edge-triggered ESD absorption device across the supply pins from turning on.
(4) Continuous input current limit for both the ESD diodes to supply pins and amplifier differential input clamp diodes. The differential input clamp diodes limit the voltage across them to 1 V with this continuous input current flowing through them.
(5) Long-term continuous current for electromigration limits.

### 7.2 ESD Ratings

| $\mathrm{V}_{(\text {(ESD })}$ |  |  | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ${ }^{(1)}$ |
| :--- | :--- | :--- | :---: | :---: |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|  |  | MIN | NOM | MAX |
| :--- | :--- | ---: | ---: | :---: |
| $\mathrm{V}_{\mathrm{S}_{+}}$ | UNIT |  |  |  |
| $\mathrm{T}_{\mathrm{A}}$ | Single-supply positive voltage | 2.7 | 5 | 5.4 |

### 7.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | OPA2834 | UNIT |
| :---: | :---: | :---: | :---: |
|  |  | DGK (VSSOP) |  |
|  |  | 8 PINS |  |
| $\mathrm{R}_{\text {OJA }}$ | Junction-to-ambient thermal resistance | 192.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) thermal resistance | 79.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \text { JB }}$ | Junction-to-board thermal resistance | 114.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{\text {JT }}$ | Junction-to-top characterization parameter | 15.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $Y_{J B}$ | Junction-to-board characterization parameter | 112.6 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 7.5 Electrical Characteristics: 3V to 5V

$\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}$ to $5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=4 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ referenced to mid-supply, $\mathrm{G}=1 \mathrm{~V} / \mathrm{V}$, input and output $\mathrm{V}_{\mathrm{CM}}=$ mid-supply, and $\mathrm{T}_{\mathrm{A}} \approx 25^{\circ} \mathrm{C}$ (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AC PERFORMANCE |  |  |  |  |  |
| SSBW | Small-signal bandwidth | $\mathrm{V}_{\mathrm{O}}=20 \mathrm{mV}$ PP, $\mathrm{G}=1,<1 \mathrm{~dB}$ peaking | 50 |  | MHz |
|  |  | $\mathrm{V}_{\mathrm{O}}=20 \mathrm{mV} \mathrm{PP}, \mathrm{G}=2, \mathrm{R}_{\mathrm{F}}=3.65 \mathrm{k} \Omega$ | 20 |  |  |
| GBWP | Gain-bandwidth product |  | 20 |  | MHz |
| LSBW | Large-signal bandwidth | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}_{\mathrm{PP}}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ | 6 |  | MHz |
|  |  | $\mathrm{V}_{\mathrm{O}}=1 \mathrm{~V}_{\mathrm{PP},} \mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}$ | 9 |  |  |
|  | Bandwidth for 0.1-dB flatness | $\mathrm{V}_{\mathrm{O}}=200 \mathrm{mV} \mathrm{PP}, \mathrm{G}=2, \mathrm{R}_{\mathrm{F}}=3.65 \mathrm{k} \Omega$ | 9 |  | MHz |
| SR | Slew rate | $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=2-\mathrm{V}$ step, $20 \%$ to $80 \%$ | 26 |  | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=1-\mathrm{V}$ step, $20 \%$ to $80 \%$ | 17 |  |  |
| $t_{R}, t_{F}$ | Rise, fall time | $\mathrm{V}_{\mathrm{O}}=200-\mathrm{mV}$ step, input $\mathrm{t}_{\mathrm{R}}=1 \mathrm{~ns}$ | 16 |  | ns |
|  | Settling time to 0.1\% | $\mathrm{V}_{\mathrm{O}}=2-\mathrm{V}$ step, input $\mathrm{t}_{\mathrm{R}}=50 \mathrm{~ns}$ | 88 |  | ns |
|  | Settling time to 0.01\% | $V_{O}=2-\mathrm{V}$ step, input $\mathrm{t}_{\mathrm{R}}=50 \mathrm{~ns}$ | 110 |  |  |
|  | Over/Under Shoot | $\mathrm{V}_{\mathrm{O}}=2-\mathrm{V}$ step, input $\mathrm{t}_{\mathrm{R}}=50 \mathrm{~ns}$ | 0.6 |  | \% |
|  | Overdrive recovery time | $\mathrm{G}=2,2 \mathrm{x}$ output overdrive | 240 |  | ns |
| HD2 | Second-order harmonic distortion | $f=10 \mathrm{kHz}, \mathrm{V}_{\mathrm{O}}=2 \mathrm{~V} \mathrm{PP}$ | -131 |  | dBc |
| HD3 | Third-order harmonic distortion | $\mathrm{f}=10 \mathrm{kHz}, \mathrm{V}_{\mathrm{O}}=2 \mathrm{~V} \mathrm{PP}$ | -143 |  |  |
| $\mathrm{e}_{\mathrm{N}}$ | Input voltage noise | $\mathrm{f}>10 \mathrm{kHz}, 1 / \mathrm{f}$ corner at 150 Hz | 12 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{i}_{\mathrm{N}}$ | Input current noise | $\mathrm{f}>10 \mathrm{kHz}, 1 / \mathrm{f}$ corner at 900 Hz | 0.2 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| N | Channel-to-channel crosstalk | $\mathrm{f}=100 \mathrm{kHz}, \mathrm{V}_{\mathrm{O}}=2 \mathrm{~V} P \mathrm{P}$ | -130 |  | dBc |

## DC PERFORMANCE



## INPUT

| $V_{\text {ICR }}$ | Common-mode input range |  | $\mathrm{V}_{\text {S- }}-0.2$ | V |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}^{(1)}$ | $\mathrm{V}_{\text {S- }}-0.1$ |  |
| CMRR | Common-mode rejection ratio | $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{S}}-0.2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{S}_{+}}-1.1 \mathrm{~V}$ | 86 | dB |
|  | Common-mode input impedance |  |  | $\mathrm{M} \Omega \\| \mathrm{pF}$ |
|  | Differential input impedance |  |  |  |

## OUTPUT

| $\mathrm{V}_{\text {OL }}$ | Output voltage, low |  |  | $\mathrm{V}_{\text {s- }}+0.02$ | $\mathrm{V}_{\text {s- }}+0.05$ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output voltage, high |  | $\mathrm{V}_{\mathrm{s}^{+}-0.1}$ | $\mathrm{V}_{\text {S }-}=0.05$ |  |  |
|  | Linear output drive (sourcing/sinking) | $\mathrm{V}_{\mathrm{O}}= \pm 1 \mathrm{~V}, \Delta \mathrm{~V}_{\mathrm{OS}}<1 \mathrm{mV}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}$ | 16 | 28 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{O}}= \pm 1 \mathrm{~V}, \Delta \mathrm{~V}_{\mathrm{OS}}<1 \mathrm{mV}, \mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}$ | 11 | 13.5 |  |  |
| $\mathrm{Z}_{0}$ | Closed-loop output impedance | $\mathrm{G}=1, \mathrm{l}_{\text {OUT }}= \pm 5 \mathrm{~mA} \mathrm{DC}$ |  | 1.1 |  | $\mathrm{m} \Omega$ |

## POWER SUPPLY

| $\mathrm{V}_{S}$ | Specified operating voltage |  | 2.7 |  | 5.4 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent current per amplifier |  |  | 170 | 210 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}{ }^{(1)}$ |  | 220 | 290 |  |
| PSRR | Power-supply rejection ratio | $\Delta \mathrm{V}_{S}=0.3 \mathrm{~V}$ | 86 | 103 |  | dB |

[^0]
## 7．6 Typical Characteristics： $\mathrm{V}_{\mathrm{s}}=5 \mathrm{~V}$

$\mathrm{V}_{\mathrm{S}_{+}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}_{-}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=0 \Omega, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=4 \mathrm{pF}$ ，input and output referenced to mid－supply，and $\mathrm{T}_{\mathrm{A}} \approx 25^{\circ} \mathrm{C}$（unless otherwise noted）


图 1．Noninverting Small－Signal Frequency Response


Gain $=2 \mathrm{~V} / \mathrm{V}$
图 3．Noninverting Large－Signal Frequency Response

图 5．Noninverting Large－Signal Response Flatness


图 2．Inverting Small－Signal Frequency Response


Gain $=-1 \mathrm{~V} / \mathrm{V}$
图 4．Inverting Large－Signal Frequency Response


图 6．Inverting Large－Signal Response Flatness

## Typical Characteristics： $\mathrm{V}_{\mathrm{s}}=5 \mathrm{~V}$（接下页）

$\mathrm{V}_{\mathrm{S}_{+}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}_{-}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=0 \Omega, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=4 \mathrm{pF}$ ，input and output referenced to mid－supply，and $\mathrm{T}_{\mathrm{A}} \approx 25^{\circ} \mathrm{C}$（unless otherwise noted）


图 7．Noninverting Step Response


Gain $=2 \mathrm{~V} / \mathrm{V}$
图 9．Noninverting Overdrive Recovery


图 11．Harmonic Distortion vs Frequency


图 8．Inverting Step Response


图 10．Inverting Overdrive Recovery


## Typical Characteristics： $\mathrm{V}_{\mathrm{s}}=5 \mathrm{~V}$（接下页）

$\mathrm{V}_{\mathrm{S}_{+}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}_{-}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=0 \Omega, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=4 \mathrm{pF}$ ，input and output referenced to mid－supply，and $\mathrm{T}_{\mathrm{A}} \approx 25^{\circ} \mathrm{C}$（unless otherwise noted）


图 13．Harmonic Distortion vs Output Voltage

$\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}_{\mathrm{PP}}, \mathrm{f}=100 \mathrm{kHz}$
图 14．Harmonic Distortion vs Gain Magnitude

## 7．7 Typical Characteristics： $\mathrm{V}_{\mathrm{S}}=3.0 \mathrm{~V}$

$\mathrm{V}_{\mathrm{S}_{+}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}_{-}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=0 \Omega, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=4 \mathrm{pF}$ ，input and output referenced to mid－supply，and $\mathrm{T}_{\mathrm{A}} \approx 25^{\circ} \mathrm{C}$（unless otherwise noted）


## Typical Characteristics： $\mathrm{V}_{\mathrm{S}}=3.0 \mathrm{~V}$（接下页）

$\mathrm{V}_{\mathrm{S}_{+}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}_{-}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=0 \Omega, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=4 \mathrm{pF}$ ，input and output referenced to mid－supply，and $\mathrm{T}_{\mathrm{A}} \approx 25^{\circ} \mathrm{C}$（unless otherwise noted）


图 21．Noninverting Step Response


Gain $=2 \mathrm{~V} / \mathrm{V}$
图 23．Noninverting Overdrive Recovery

$\mathrm{V}_{\mathrm{O}}=1 \mathrm{~V} \mathrm{PP}$
图 25．Harmonic Distortion vs Frequency


图 22．Inverting Step Response


图 24．Inverting Overdrive Recovery

$\mathrm{V}_{\mathrm{O}}=1 \mathrm{~V} \mathrm{PP}, \mathrm{f}=100 \mathrm{kHz}$
图 26．Harmonic Distortion vs R LOAD

## Typical Characteristics： $\mathrm{V}_{\mathrm{s}}=3.0 \mathrm{~V}$（接下页）

$\mathrm{V}_{\mathrm{S}_{+}}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}_{-}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=0 \Omega, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=4 \mathrm{pF}$ ，input and output referenced to mid－supply，and $\mathrm{T}_{\mathrm{A}} \approx 25^{\circ} \mathrm{C}$（unless otherwise noted）


图 27．Harmonic Distortion vs Output Voltage


图 28．Harmonic Distortion vs Gain Magnitude

### 7.8 Typical Characteristics: $\pm \mathbf{2 . 5 - V}$ to $\mathbf{\pm 1 . 5 - V}$ Split Supply

with $P_{D}=V_{C C}$ and $T_{A} \approx 25^{\circ} \mathrm{C}$, gain mentioned in $V / V$ (unless otherwise noted)


## Typical Characteristics： $\pm 2.5-\mathrm{V}$ to $\mathbf{\pm 1 . 5 - \mathrm { V } \text { Split Supply（接下页）}}$

with $\mathrm{P}_{\mathrm{D}}=\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{T}_{\mathrm{A}} \approx 25^{\circ} \mathrm{C}$ ，gain mentioned in $\mathrm{V} / \mathrm{V}$（unless otherwise noted）


图 35．Input Offset Current vs Ambient Temperature


136 units，$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
图 37．Input Offset Voltage Drift Distribution


See 图 49，
Recommended value of $\mathrm{R}_{\mathrm{O}}$ for targeting $30^{\circ}$ phase margin
图 39．Output Resistor（ $\mathrm{R}_{\mathrm{O}}$ ）vs $\mathrm{C}_{\mathrm{L}}$


图 36．Input Bias Current vs Ambient Temperature


图 38．Supply Current vs Ambient Temperature


图 40．Small－Signal Frequency Response vs $\mathrm{C}_{\mathrm{L}}$ With Recommended $\mathbf{R}_{\mathbf{O}}$

OPA2834
ZHCSJY2A－JUNE 2019－REVISED SEPTEMBER 2019
Typical Characteristics： $\pm 2.5-\mathrm{V}$ to $\mathbf{\pm 1 . 5 - \mathrm { V } \text { Split Supply（接下页）}}$
with $\mathrm{P}_{\mathrm{D}}=\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{T}_{\mathrm{A}} \approx 25^{\circ} \mathrm{C}$ ，gain mentioned in $\mathrm{V} / \mathrm{V}$（unless otherwise noted）


图 41．Output Voltage Swing vs Load Resistor


图 43．Crosstalk vs Frequency


图 42．Input Offset Voltage vs Input Common－Mode Voltage

图 44．Input Offset Mismatch（Between Channel A and Channel B）Distribution

## 8 Detailed Description

## 8．1 Overview

The OPA2834 bipolar input operational amplifier offers an unity－gain bandwidth of 50 MHz with ultra－low HD2 and HD3 as shown in the Electrical Characteristics： 3 V to 5 V ．The device can swing to within 100 mV of the supply rails while driving a 5 －k load．The input common－mode voltage of the amplifier can swing to 200 mV below the negative supply rail．This level of performance is achieved at $170 \mu \mathrm{~A}$ of quiescent current per amplifier channel．

## 8．2 Functional Block Diagrams



图 45．Noninverting Amplifier


图 46．Inverting Amplifier

## 8．3 Feature Description

## 8．3．1 Input Common－Mode Voltage Range

When the primary design goal is a linear amplifier circuit with high CMRR，it is important to not violate the input common－mode voltage range（ $\mathrm{V}_{\mathrm{ICR}}$ ）of the op amp．The typical specifications for this device are 0.2 V below the negative rail and 1.1 V below the positive rail．
Assuming the op amp is in linear operation，the voltage difference between the input pins is small（ideally 0 V ）； and the input common－mode voltage is analyzed at either input pin with the other input pin assumed to be at the same potential．The voltage at $\mathrm{V}_{\mathbb{I N}_{+}}$is simple to evaluate．In a noninverting configuration，as shown in 图45，the input signal， $\mathrm{V}_{\mathbb{I N}}$ ，must not violate the $\mathrm{V}_{\text {ICR }}$ for this operation．In an inverting configuration，as shown in 图46，the reference voltage， $\mathrm{V}_{\text {REF }}$ ，must be within the $\mathrm{V}_{\text {ICR }}$ ．Assuming $\mathrm{V}_{\text {REF }}$ is within $\mathrm{V}_{\text {ICR }}$ ，the amplifier is always in the linear operation range irrespective of the amplitude of the input signal $\mathrm{V}_{\mathbb{I}}$ ．
The input voltage limits have fixed headroom to the power rails and track the power－supply voltages．For a $5-\mathrm{V}$ supply，the linear input voltage ranges from -0.2 V to 3.9 V and -0.2 V to 1.6 V for a $2.7-\mathrm{V}$ supply．The delta headroom from each power－supply rail is the same in either case：-0.2 V and 1.1 V ．

## Feature Description（接下页）

## 8．3．2 Output Voltage Range

The OPA2834 is a rail－to－rail output（RRO）op amp．Rail－to－rail output typically means that the output voltage swings within a couple hundred millivolts of the supply rails．There are different ways to specify this parameter， one is with the output still in linear operation and another is with the output saturated．Saturated output voltages are closer to the power－supply rails than linear outputs，but the signal is not a linear representation of the input． Linear output is a better representation of how well a device performs when used as a linear amplifier．Saturation and linear operation limits are affected by the output current，where higher currents lead to lower headroom from either of the output rails．

The Electrical Characteristics： 3 V to 5 V list the saturated output voltage specifications with a $5-\mathrm{k} \Omega$ load．Given a light load，the output voltage limits have nearly constant headroom to the power rails and track the power－supply voltages．For example，with a $5-\mathrm{k} \Omega$ load and a single $5-\mathrm{V}$ supply，the saturation output voltage ranges from 0.1 V to 4.95 V and ranges from 0.1 V to 2.65 V for a $2.7-\mathrm{V}$ supply．冬 41 illustrates the saturated voltage－swing limits versus output load resistance．
With a device such as the OPA2834，where the input range is lower than the output range，typically the input limits the available signal swing only in a noninverting gain of 1 ．Signal swing in noninverting configurations in gains greater than +1 and inverting configurations in any gain is typically limited by the output voltage limits of the op amp．

## 8．3．3 Low－Power Applications and the Effects of Resistor Values on Bandwidth

Choosing the right value of feedback resistor（ $\mathrm{R}_{\mathrm{F}}$ ）gives the lowest operating current，maximum bandwidth， lowest DC error，and the best pulse response．In this section for simplicity，the main focus of the signal chain design is assumed to be the total operating current．The feedback resistor used to set the gain value invariably loads the amplifier．For example，in a gain of 2 with $R_{F}=R_{G}=3.6 \mathrm{k} \Omega$（see 图 48）and $\mathrm{V}_{\text {OUT }}=4 \mathrm{~V}$（assumed）， $555 \mu \mathrm{~A}$ of current flows through the feedback path to ground．However，using a $3.6-\mathrm{k} \Omega$ resistor may not be practical in low－power applications．
In low－power applications，there is a tendency to reduce the current consumed by the amplifier by increasing the gain－setting resistor values in the feedback path．Using larger value gain resistors has two primary side effects （other than lower power），because of the interaction of the resistors with parasitic circuit capacitance．These large－value resistors：
－Lower the bandwidth as a result of the interaction with the parasitic capacitor
－Lower the phase margin by causing
－Peaking in the frequency response
－Overshoot and ringing in the pulse response
图 47 shows the small－signal frequency response for a noninverting gain of 2 with $R_{F}$ and $R_{G}$ equal to $2 \mathrm{k} \Omega$ ， 5 $k \Omega, 10 \mathrm{k} \Omega$ ，and $100 \mathrm{k} \Omega$ ．The test was done with $R_{L}=5 \mathrm{k} \Omega$ ．Peaking reduces with lower values of $R_{L}$ ．


图 47．Frequency Response With Various Gain－Setting Resistor Values
As expected，larger value gain resistors result in gain peaking in the frequency response plots（peaking in the frequency response is synonymous with the reduced phase margin）．

## Feature Description（接下页）

However，there is a simple way to get the best of both worlds．An ideal application requires a high value of $R_{F}$ for a particular gain to reduce the operating current but be limited by the reduced phase margin from the interaction of $R_{F}$ and $C_{I N}$ ．The trick is simple：adding a capacitor in parallel with $R_{F}$ helps compensate the phase margin and restores the flat frequency response（avoids gain peaking）．The value of $C$ chosen must be such that $R_{F} \times C_{F}=$ $\mathrm{C}_{I N} \times \mathrm{R}_{\mathrm{G}} . \mathrm{C}_{\mathrm{IN}}$ for the OPA2834 is 1.1 pF ．This value of $\mathrm{C}_{\mathrm{IN}}$ is listed in the Electrical Characteristics： 3 V to 5 V table as common－mode input impedance．For the case discussed here with a $G a i n=2, R_{F}=R_{G}=3.6 \mathrm{k} \Omega, \mathrm{C}_{\text {IN }}=$ 1.1 pF ，using a $\mathrm{C}_{\mathrm{F}}$ equal to 1 pF is sufficient to reduce the gain peaking．Using a $\mathrm{C}_{\mathrm{F}}$ equal to 1 pF enables users to increase the values of $R_{F}$ and $R_{G}$ to much higher values beyond $3.6 \mathrm{k} \Omega$ to reduce the operational current consumed by the amplifier．
图 48 shows the test circuit．


图 48．G＝ 2 Test Circuit for Various Gain－Setting Resistor Values

## 8．3．4 Driving Capacitive Loads

The OPA2834 drives up to a nominal capacitive load of 10 pF on the output with no special consideration and without the need of $\mathrm{R}_{\mathrm{O}}$ ．When driving capacitive loads greater than 10 pF ，TI recommends using a small resistor $\left(R_{0}\right)$ in series with the output as close to the device as possible．Without $R_{0}$ ，output capacitance interacts with the output impedance $\left(\mathrm{Z}_{0}\right)$ of the amplifier causing phase shift in the feedback loop of the amplifier reducing the phase margin．This reduction in the phase margin causes peaking in the frequency response and overshoot and ringing in the pulse response．Interaction with other parasitic elements can lead to further instability or ringing． Inserting $R_{O}$ isolates the phase shift from the loop gain path and restores the phase margin；however $R_{O}$ can limit the bandwidth slightly．图 49 shows a diagram of driving capacitive loads．
图 39 shows the test circuit and shows the recommended values of $\mathrm{R}_{\mathrm{O}}$ versus capacitive loads， $\mathrm{C}_{\mathrm{L}}$ ．See 图 40 for the frequency responses with various optimized values of $R_{O}$ with $C_{L}$ ．


图 49．Driving Capacitive Loads With the OPA2834

## 8．4 Device Functional Modes

## 8．4．1 Split－Supply Operation（ $\pm 1.35 \mathrm{~V}$ to $\pm 2.7 \mathrm{~V}$ ）

To facilitate testing with common lab equipment，the OPA2834EVM（see the OPA2837DGK Evaluation Module user guide）is built to allow split－supply operation．This configuration eases lab testing because the mid－point between the power rails is ground，and most signal generators，network analyzers，oscilloscopes，spectrum analyzers，and other lab equipment have inputs and outputs with a ground reference．

## Device Functional Modes（接下页）

图 50 shows a simple noninverting configuration analogous to 图 45 with a $\pm 2.5-\mathrm{V}$ supply and the reference voltage（ $\mathrm{V}_{\mathrm{REF}}$ ）equal to ground．The input and output swing symmetrically around ground．For ease of use，split supplies are preferred in systems where signals swing around ground．


图 50．Split－Supply Operation

## 8．4．2 Single－Supply Operation（2．7 V to 5．4 V）

Often，newer systems use a single power supply to improve efficiency and reduce the cost of the power supply． The OPA2834 is designed for use with single－supply power operation and can be used with single－supply power with no change in performance from split supply，as long as the input and output are biased within the linear operation of the device．
To change the circuit from split－supply to single－supply，level shift all voltages by half the difference between the power－supply rails．For example，图 51 shows changing from a $\pm 2.5-\mathrm{V}$ split supply to a $5-\mathrm{V}$ single supply．


图 51．Single－Supply Concept
A practical circuit has an amplifier or some other circuit providing the bias voltage for the input，and the output of this amplifier stage provides the bias for the next stage．
图 52 shows a typical noninverting amplifier circuit．With a $5-\mathrm{V}$ single－supply，a mid－supply reference generator is needed to bias the negative side through $\mathrm{R}_{\mathrm{G}}$ ．To cancel the voltage offset that is otherwise caused by the input bias currents，$R_{1}$ is selected to be equal to $R_{F}$ in parallel with $R_{G}$ ．For example，if a gain of 2 is required and $R_{F}=$ $3.6 \mathrm{k} \Omega$ ，select $R_{G}=3.6 \mathrm{k} \Omega$ to set the gain，and $R_{1}=1.8 \mathrm{k} \Omega$ for bias current cancellation．The value for $C$ is dependent on the reference，and TI recommends a value of at least $0.1 \mu \mathrm{~F}$ to limit noise．

## Device Functional Modes（接下页）



## 图 52．Noninverting Single－Supply Operation With Reference

图 53 illustrates a similar noninverting single－supply scenario with the reference generator replaced by the Thevenin equivalent using resistors and the positive supply．$R_{G}$＇and $R_{G}$＂form a resistor divider from the $5-\mathrm{V}$ supply and are used to bias the negative side with the parallel sum equal to the equivalent $R_{G}$ to set the gain．To cancel the voltage offset that is otherwise caused by the input bias currents，$R_{1}$ is selected to be equal to $R_{F}$ in parallel with $R_{G}{ }^{\prime}$ in parallel with $R_{G}{ }^{\prime \prime}\left(R_{1}=R_{F}\left\|R_{G}{ }^{\prime}\right\| R_{G}{ }^{\prime \prime}\right.$ ）．For example，if a gain of 2 is required and $R_{F}=3.6 \mathrm{k} \Omega$ ， selecting $R_{G}{ }^{\prime}=R_{G}^{\prime \prime}=7.2 \mathrm{k} \Omega$ gives an equivalent parallel sum of $3.6 \mathrm{k} \Omega$ ，sets the gain to 2 ，and references the input to mid supply（ 2.5 V ）． $\mathrm{R}_{1}$ is set to $1.8 \mathrm{k} \Omega$ for bias current cancellation．The resistor divider costs less than the $2.5-\mathrm{V}$ reference in 图 53 but can increase the current from the $5-\mathrm{V}$ supply．


图 53．Noninverting Single－Supply Operation With Resistors
图 54 shows a typical inverting－amplifier circuit．With a $5-\mathrm{V}$ single－supply，a mid－supply reference generator is needed to bias the positive side through $R_{1}$ ．To cancel the voltage offset that is otherwise caused by the input bias currents，$R_{1}$ is selected to be equal to $R_{F}$ in parallel with $R_{G}$ ．For example，if a gain of -2 is required and $R_{F}$ $=3.6 \mathrm{k} \Omega$ ，select $R_{G}=1.8 \mathrm{k} \Omega$ to set the gain and $R_{1}=1.2 \mathrm{k} \Omega$ for bias current cancellation．The value for $C$ is dependent on the reference，but TI recommends a value of at least $0.1 \mu \mathrm{~F}$ to limit noise into the op amp．

## Device Functional Modes（接下页）



图 54．Inverting Single－Supply Operation With Reference
图 55 illustrates a similar inverting single－supply scenario with the reference generator replaced by the Thevenin equivalent using resistors and the positive supply．$R_{1}$ and $R_{2}$ form a resistor divider from the $5-V$ supply and are used to bias the positive side．To cancel the voltage offset that is otherwise caused by the input bias currents， set the parallel sum of $R_{1}$ and $R_{2}$ equal to the parallel sum of $R_{F}$ and $R_{G}$ ．$C$ must be added to limit the coupling of noise into the positive input．For example，if a gain of -2 is required and $R_{F}=3.6 \mathrm{k} \Omega$ ，select $R_{G}=1.8 \mathrm{k} \Omega$ to set the gain．$R_{1}=R_{2}=2.4 \mathrm{k} \Omega$ for the mid－supply voltage bias and for op－amp input－bias current cancellation．A good value for C is $0.1 \mu \mathrm{~F}$ ．The resistor divider costs less than the $2.5-\mathrm{V}$ reference in 图 55 but can increase the current from the $5-\mathrm{V}$ supply．


图 55．Inverting Single－Supply Operation With Resistors

## 9 Application and Implementation

## 注

Information in the following applications sections is not part of the TI component specification，and TI does not warrant its accuracy or completeness．TI＇s customers are responsible for determining suitability of components for their purposes．Customers should validate and test their design implementation to confirm system functionality．

## 9．1 Application Information

## 9．1．1 Noninverting Amplifier

The OPA2834 can be used as a noninverting amplifier with a signal input to the noninverting input， $\mathrm{V}_{\mathrm{IN} \text { ．图 } 45}$ illustrates a basic block diagram of the circuit．
The amplifier output can be calculated according to 公式 1 if $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {REF }}+\mathrm{V}_{\text {SIG }}$ ．

$$
\begin{equation*}
V_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{SIG}}\left(1+\frac{\mathrm{R}_{\mathrm{F}}}{R_{G}}\right)+\mathrm{V}_{\mathrm{REF}} \tag{1}
\end{equation*}
$$

The signal gain of the circuit is set by $=1+\frac{R_{F}}{R_{G}}$ ，and $V_{\text {REF }}$ provides a reference around which the input and output signals swing．Output signals are in－phase with the input signals．
The OPA2834 is designed for the nominal value of $R_{F}$ to be $3.6 \mathrm{k} \Omega$ in gains other than +1 ．This value gives excellent distortion performance，maximum bandwidth，best flatness，and best pulse response． $\mathrm{R}_{\mathrm{F}}=3.6 \mathrm{k} \Omega$ must be used as a default unless other design goals require changing to other values．All test circuits used to collect data for this document have $R_{F}=3.6 \mathrm{k} \Omega$ for all gains other than +1 ．A gain of +1 is a special case where $R_{F}$ is shorted and $R_{G}$ is left open．

## 9．1．2 Inverting Amplifier

The OPA2834 can be used as an inverting amplifier with a signal input to the inverting input， $\mathrm{V}_{\mathbb{I N} \text {－，}}$ ，through the gain－setting resistor $\mathrm{R}_{\mathrm{G}}$ ．图46 illustrates a basic block diagram of the circuit．
The output of the amplifier can be calculated according to 公式 2 if $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {REF }}+\mathrm{V}_{\text {SIG }}$ ．

$$
\begin{equation*}
V_{\text {OUT }}=V_{S I G}\left(\frac{-R_{F}}{R_{G}}\right)+V_{\text {REF }} \tag{2}
\end{equation*}
$$

The signal gain of the circuit is given by $G=\frac{-R_{F}}{R_{G}}$ and $V_{\text {REF }}$ provides a reference point around which the input and output signals swing．Output signals are $180^{\circ}$ out－of－phase with the input signals．The nominal value of $R_{F}$ must be $3.6 \mathrm{k} \Omega$ for inverting gains．

## 9．2 Typical Applications

## 9．2．1 Low－Side Current Sensing

Power stages use current feedback for phase current control and regulation．One of the commonly used methods for this current measurement is low－side current shunt monitoring．图 56 shows a representative schematic of such a system．The use of the OPA2834 is described in this section for a low－side，current－shunt monitoring application．


图 56．Low－Side Current Sensing

## Typical Applications（接下页）

## 9．2．1．1 Design Requirements

The OPA2834 is used in a gain of $20 \mathrm{~V} / \mathrm{V}$ followed by an OPA2834 used in a gain of $1 \mathrm{~V} / \mathrm{V}$ for driving the input of the ADS7056 which is sampling at 1 MSPS．A comparator is connected to the ADC input for short－circuit fault detection．This design example is illustrated for the following specifications：
－Switching frequency： 50 kHz
－Shunt resistance： $10 \mathrm{~m} \Omega$
－Load current： $15 \mathrm{~A}_{\text {PP }}$
－Output voltage： $3.0 \mathrm{~V}_{\mathrm{PP}}$
－Amplifier supply voltage： 5 V
－Data Acquisition： 1 MSPS with $0.1 \%$ accuracy
－Input spikes due to inductive kickbacks from the power plane： 10 V

## 9．2．1．2 Detailed Design Procedure

One of the channels of the OPA2834 is connected to the shunt resistor in 图 56 in a $20-\mathrm{V} / \mathrm{V}$ difference amplifier configuration．公式 3 gives the gain of this circuit．A well－known way to start the design of this signal chain is to start from fixating the value of $\mathrm{R}_{\mathrm{G}}$ ．

$$
V_{\text {OUT }}=\left(\frac{R_{F}}{R_{G}}\right)\left(V_{2}-V_{1}\right)
$$

where
－$R_{F}$ and $R_{G}$ are the feedback and gain resistors for channel $A$ of the OPA2834
The values of $R_{F}$ and $R_{G}$ depend on multiple factors．Using small resistors in the feedback network helps reduce output noise and improves measurement accuracy．Small feedback resistors result in larger power dissipation in the amplifier output stage．In order to reduce this power dissipation，large－value resistors reduce the phase margin and cause gain peaking；see 图 47．Select the values of $R_{F}$ and $R_{G}$ from the recommended range of values for this device．As given in 公式 4，care must be taken to use a gain－resistor value large enough to limit the current through the input ESD diodes to within 10 mA for a $10-\mathrm{V}$ input transient（as per the design targets） with the amplifier powered off a 5－V supply．

$$
R_{G}=\frac{V_{I N}-V_{D}-V_{S}}{I_{D, M a x}}
$$

where
－ $\mathrm{V}_{\mathrm{IN}}$ is the input transient voltage
－$V_{D}$ is the ESD diode forward voltage drop
－$I_{D}$ is the current resulting from this input transient flowing through the ESD diode
A total gain of $20 \mathrm{~V} / \mathrm{V}$ is required from the amplifier signal chain．We have chosen $\mathrm{R}_{\mathrm{G}}=500 \Omega$ in this design，thus $\mathrm{R}_{\mathrm{F}}=10 \mathrm{k} \Omega$ ．A SAR ADC features a sampling capacitor at the input pin．At the end of every conversion cycle，the circuit driving this SAR ADC needs to replenish this capacitor．Using the analog calculator，the required bandwidth for the amplifier to drive the ADS7056（ sampling rate of 1MSPS and a clock frequency of 40 MHz ） comes out to be at least 5 MHz ．Because of this requirement，the two amplifier channels are configured in gains of $20 \mathrm{~V} / \mathrm{V}$ and $1 \mathrm{~V} / \mathrm{V}$ ，respectively．The effective bandwidth of the amplifier set in a gain on $20 \mathrm{~V} / \mathrm{V}$ comes out to be $20 \mathrm{MHz} / 20=1 \mathrm{MHz}$ ．The bandwidth of the second amplifier set in a gain of $1 \mathrm{~V} / \mathrm{V}$ ，equals 50 MHz ．Thus the rise time and the settling time of the entire signal chain is decided by the first amplifier．Using an amplifier in the first stage of any lower bandwidth will result in a penalty in the settling time on the ADC．The 1．24－V reference voltage to the noninverting input of channel 1 sets the output common－mode voltage to 1.24 V ．The two channels of the OPA2834 together provide a signal gain of $20 \mathrm{~V} / \mathrm{V}$ ．The first Amplifier＇s bandwidth is dedicated to gaining up the signal with a very low rise time whereas the function of the second amplifier is to utilize its bandwidth to drive the SAR ADC to achieve the required settling．

## Typical Applications（接下页）

The ADS7056 samples at 1 MSPS with a $40-\mathrm{MHz}$ clock which translates to an acquisition time of 550 nsec ．This provides the dual amplifier 550 nsec to settle to the required accuracy．In this application，we target an accuracy of $0.1 \%$ ．As the ADC is powered from a 3.3 V supply we have assumed the full scale to be 3 V ．
An accuracy of $0.1 \%$ of $3 \mathrm{~V}=3 \mathrm{mV}$ ．Thus the second OPA2834 should settle to $\pm 3 \mathrm{mV}$ of its final intended value within 550 nsec．图 57 shows the TINA simulation plots for the OPA2834 driving the ADS7056．Input voltage （red）is the signal swing across the shunt resistance，the error signal is the \％error in the voltage across the sampling capacitor from its steady－state value（instantaneous value－final value）．The input signal sharply transits from its lowermost point to the uppermost point at 600 nsec instant．This can be considered as a short circuit event or step increase due to a mosfet switching in real－world circuits．This acquisition window of the ADC as discussed earlier is 550 nsec ．The details on how this time is decided by the ADC can be found from the ADS7056 datasheet．Thus the \％error signal（blue）must settle down to less than $0.1 \%$ before the end of this 550 nsec window．The output signal（black）is divided by $20 \mathrm{~V} / \mathrm{V}$ so as to be shown beside its corresponding input signal．As per 图 57 the error signal comfortably settles to the final value with an error \％of $-0.05 \%$ which is well within the $0.1 \%$ accuracy．Hence the dual OPA2834 settles to $0.1 \%$ accuracy within 550 ns with a worst－ case， 0 to $3-\mathrm{V}$ full－scale transient output that too in a gain configuration of $20 \mathrm{~V} / \mathrm{V}$ as shown in the 图 57. OPA2834 enables single sample settling for ADS7056 running at 40 MHz clock with 1 MSPS．


## 图 57．OPA2834 Settling Performance With the ADS7056

Another way to look at the signal chain is using the SNR and THD numbers．A 2 kHz tone is input to the first OPA2834 shown in 图 56．This signal is gained up by $20 \mathrm{~V} / \mathrm{V}$ and fed to the ADS7056．The results are compared to the specifications given in the ADS7056 datasheet．

表 1．OPA2834 based signal－chain comparison

| Parameter | OPA2834＋ADS7056 | Ideal Opamp＋ADS7056 |
| :---: | :---: | :---: |
| ENOB | 11.2 | 12.16 |
| SNR $(\mathrm{dB})$ | 69.3 | 75.15 |
| THD $(\mathrm{dB})$ | -87.89 | -90.13 |

Using a slower clock with the ADC and the same sampling rate causes the ENOB to reduce as the amplifier has reduced time available to settle．This reduction in ENOB is restored with a lower sampling frequency or use of wider bandwidth amplifiers from the OPA83x family of products．

## 9．2．2 Field Transmitter Sensor Interface



图 58．Field Transmitter Sensor Interface Block Diagram

## 9．2．3 Ultrasonic Flow Meters



59．Ultrasonic Flow Meters Gain Stage

## 9．2．4 Microphone Pre－Amplifier



图 60．Low－Power Microphone Pre－Amplifier

图 60 shows an example circuit of the audio pre－amplifier application using OPA2834．The excellent distortion performance and the ultra－low quiescent current，make OPA2834 a very attractive solution for the portable and handheld audio instruments．图 60 circuit is a bandpass filter with frequency cutoff at 5 Hz and 180 kHz ．The OPA2834 is connected to a positive 3.3 V and a negative 1.8 V supply．the primary reason for the skew in the power supply is to enable the maximum dynamic range possible to the user．The $\mathrm{V}_{\text {ICR }}$ of OPA2834 mentioned in Electrical Characteristics： 3 V to 5 V is 1.1 V from the positive rail．Thus having a skewed power supply like in 图 60 gives a common－mode input range from -2 V up to 2.2 V ．


图 61．Frequency Response of Microphone Pre－Amplifier

## 10 Power Supply Recommendations

The OPA2834 is intended to work in a nominal supply range of 3.0 V to 5.0 V ．Supply－voltage tolerances are supported with the specified operating range of $2.7 \mathrm{~V}(-10 \%$ on a $3-\mathrm{V}$ supply）and $5.4 \mathrm{~V}(8 \%$ on a $5-\mathrm{V}$ supply）． Good power－supply bypassing is required．Minimize the distance（ $<0.1 \mathrm{inch}$ ）from the power－supply pins to high－ frequency， $0.1-\mu \mathrm{F}$ decoupling capacitors．A larger capacitor（ $2.2 \mu \mathrm{~F}$ is typical）is used along with a high－ frequency， $0.1-\mu \mathrm{F}$ ，supply－decoupling capacitor at the device supply pins．For single－supply operation，only the positive supply has these capacitors．When a split supply is used，use these capacitors for each supply to ground．If necessary，place the larger capacitors further from the device and share these capacitors among several devices in the same area of the printed circuit board（PCB）．Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors．An optional supply decoupling capacitor across the two power supplies（for bipolar operation）reduces second－order harmonic distortion．

## 11 Layout

## 11．1 Layout Guidelines

The OPA2837EVM can be used as a reference when designing the circuit board．TI recommends following the EVM layout of the external components near to the amplifier，ground plane construction，and power routing as closely as possible．Follow these general guidelines：
1．Signal routing must be direct and as short as possible into and out of the op amp．
2．The feedback path must be short and direct avoiding vias if possible，especially with $G=1 \mathrm{~V} / \mathrm{V}$ ．
3．Ground or power planes must be removed from directly under the negative input and output pins of the amplifier．
4．TI recommends placing a series output resistor as close to the output pin as possible．
5．See 图 40 for recommended values for the expected capacitive load．These values are derived targeting a $30^{\circ}$ phase margin to the output of the op amp．
6．A $2.2-\mu \mathrm{F}$ power－supply decoupling capacitor must be placed within two inches of the device and can be shared with other op amps．For split supply，a capacitor is required for both supplies．
7．A $0.1-\mu \mathrm{F}$ power－supply decoupling capacitor must be placed as close to the supply pins as possible， preferably within 0.1 inch．For split supply，a capacitor is required for both supplies．

## 11．2 Layout Examples



图 62．EVM Layout Top Layer


图 63．EVM Layout Bottom Layer

## 12 器件和文档支持

## 12.1 文档支持

## 12．1．1 相关文档

请参阅如下相关文档：

- 德州仪器（TI），《OPA2837DGK 评估模块》 用户指南
- 德州仪器（TI），《ADS7046 12 位，3MSPS，单端输入，小尺寸，低功耗 SAR ADC》数据表
- 德州仪器（TI），《单电源运算放大器设计技术》应用报告
- 德州仪器（TI），《高速运算放大器噪声分析》应用报告
- 德州仪器（TI），《TIDA－01565 有线 OR 多路复用器以及 PGA 参考设计》设计指南
- 德州仪器（TI），TINA 模型与仿真工具


## 12.2 接收文档更新通知

要接收文档更新通知，请导航至 TI．com．cn 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

## 12.3 社区资源

Tl E2E ${ }^{\text {TM }}$ support forums are an engineer＇s go－to source for fast，verified answers and design help－straight from the experts．Search existing answers or ask your own question to get the quick design help you need．

Linked content is provided＂AS IS＂by the respective contributors．They do not constitute TI specifications and do not necessarily reflect TI＇s views；see Tl＇s Terms of Use．

## 12.4 商标

E2E is a trademark of Texas Instruments．
All other trademarks are the property of their respective owners．

## 12.5 静电放电警告

ESD 可能会损坏该集成电路。德州仪器（TI）建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。 精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 12．6 Glossary

SLYZ022－TI Glossary．
This glossary lists and explains terms，acronyms，and definitions．

## 13 机械，封装和可订购信息

以下页面包含机械，封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) $\qquad$ | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPA2834IDGKR | ACTIVE | VSSOP | DGK | 8 | 2500 | RoHS \& Green | NIPDAUAG \| SN | Level-2-260C-1 YEAR | -40 to 125 | 2834 | Samples |
| OPA2834IDGKT | ACTIVE | VSSOP | DGK | 8 | 250 | RoHS \& Green | NIPDAUAG \| SN | Level-2-260C-1 YEAR | -40 to 125 | 2834 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :---: | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPA2834IDGKR | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| OPA2834IDGKR | VSSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| OPA2834IDGKT | VSSOP | DGK | 8 | 250 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| OPA2834IDGKT | VSSOP | DGK | 8 | 250 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OPA2834IDGKR | VSSOP | DGK | 8 | 2500 | 366.0 | 364.0 | 50.0 |
| OPA2834IDGKR | VSSOP | DGK | 8 | 2500 | 366.0 | 364.0 | 50.0 |
| OPA2834IDGKT | VSSOP | DGK | 8 | 250 | 366.0 | 364.0 | 50.0 |
| OPA2834IDGKT | VSSOP | DGK | 8 | 250 | 366.0 | 364.0 | 50.0 |



NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
E. Falls within JEDEC MO-187 variation AA, except interlead flash.

## DGK (S-PDSO-G8)

## PLAStic SmALL OUTLINE PACKAGE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## 重要声明和免责声明

TI＂按原样＂提供技术和可靠性数据（包括数据表），设计资源（包括参考设计），应用或其他设计建议，网络工具，安全信息和其他资源不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性，某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：（1）针对您的应用选择合适的 TI 产品，（2）设计，验证并测试您的应用，（3）确保您的应用满足相应标准以及任何其他功能安全，信息安全，监管或其他要求。
这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔，损害，成本，损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti．com 上其他适用条款／TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments，Post Office Box 655303，Dallas，Texas 75265
Copyright © 2022 ，德州仪器（TI）公司


[^0]:    (1) Based on electrical characterization of 32 devices. Minimum and maximum values are not specified by final automated test equipment (ATE) nor by QA sample testing. Typical specifications are $\pm 1$ sigma.

