

ZHCSB56 -JUNE 2013

**TPS92023** 

# 用于发光二极管 (LED) 照明的谐振开关驱动器控制器

#### 查询样品: TPS92023

### 特性

- 用于多灯串 LED 照明应用的线路电平控制 (LLC) 谐振开关驱动器控制器
- 半桥拓扑结构
- 固定或变化的开关频率控制
- 可编程软启动时间
- 可编程死区时间以实现最佳效率
- 简便的开/关控制
- 过流保护
- 过温保护
- 偏置电压欠压闭锁 (UVLO) 和过压保护 (OVP)
- 具有 0.4A 拉电流和 0.8A 灌电流能力的集成栅级驱动器
- 运行温度范围: -40°C 至 125°C
- 小外形尺寸集成电路 (SOIC) 8 引脚封装

#### 应用范围

- 商用/工业用 LED 照明驱动器
- 高棚灯 LED 照明
- 低棚灯 LED 照明
- 街道 LED 照明
- 区域 LED 照明
- 体育场馆 LED 照明
- LED 洗墙灯
- LED 数字电视 (DTV) 和显示器背光
- 电子照明镇流器

#### 说明

**TPS92023** 是一款高性能谐振-开关 LED 驱动器控制器。它设计用于较高功率 LED 照明系统。相对于传统的半桥转换器,**TPS92023** 使用拓扑结构为 LLC 的谐振开关,来实现极高的效率。

可编程死区时间用最少的磁化电流来实现零电压开关, 从而在多种应用中大大提高了系统效率。

**TPS92023** 能够以两个开关频率模式运行。当负载电流为恒定时,固定频率可实现简单设计,而可变开关可针对电流不断变化的负载实现最佳的闭环控制。内部振荡器支持 **30kHz** 至 **380kHz** 范围内的开关频率。这个高精度振荡器实现了限制在 **4%** 耐受以内的最小开关频率,从而使得设计人员能够避免功率级的*过度设计*,并因此减少了总体系统成本。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## TPS92023





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **DESCRIPTION (CONTINUED)**

The programmable soft-start timer maximizes design flexibility demanded by the varied requirements of end equipments utilizing a half-bridge topology. The TPS92023 incorporates a 0.4-A source and 0.8-A sink for driving a low-cost gate driver transformer, delivering complete system protection functions including overcurrent, UVLO, bias supply OVP and OTP.

#### Table 1. PACKAGE INFORMATION<sup>(1)</sup>

| ORDERABLE<br>DEVICE | PINS | PACKAGE | OPERATING<br>FREQUENCY | OPERATING TEMPERATURE |  |
|---------------------|------|---------|------------------------|-----------------------|--|
| TPS92023D           | 8    | SOIC    | Variable               | -40°C to 125°C        |  |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com/package.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup> (2) (3) (4)

over operating free-air temperature range (unless otherwise noted)

|                                 |                            | VAI  | UE              |       |
|---------------------------------|----------------------------|------|-----------------|-------|
|                                 |                            | MIN  | MAX             | UNITS |
| Voltago rongo                   | VCC                        |      | 22              | V     |
| Voltage lange                   | GD1, GD2                   | -0.5 | $V_{VCC}$ + 0.5 | v     |
| Gate drive current – continuous | GD1, GD2                   | ± 25 |                 |       |
| Current renge                   | RT                         |      | -5              | mA    |
| Current range                   | DT                         |      | -0.7            |       |
| Operating junction temperature  | TJ                         | -40  | 125             | ŝ     |
| Storage temperature             | T <sub>stg</sub>           | -65  | 150             | C     |
| Electrostatia Disobarga         | Human Body Model (HBM)     |      | 2,000           | V     |
|                                 | Charged Device Model (CDM) |      | 500             | v     |
| Lead temperature (10 seconds)   |                            |      | 260             |       |

(1) These are stress limits. Stress beyond these limits may cause permanent damage to the device. Functional operation of the device at these or any conditions beyond those indicated under RECOMMENDED OPERATING CONDITIONS is not implied. Exposure to absolute maximum rated conditions for extended periods of time may affect device reliability.

(2) All voltages are with respect to GND.

(3) All currents are positive into the terminal, negative out of the terminal.

(4) In normal use, terminals GD1 and GD2 are connected to an external gate driver and are internally limited in output current.



#### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

|                  |   | MIN  | TYP MAX | UNIT |
|------------------|---|------|---------|------|
| V <sub>VCC</sub> | VCC input voltage from a low-impedance source | 11.5 | 18.0    | V    |
| R <sub>RT</sub>  | RT resistor                                   | 1    | 8.666   | kO   |
| R <sub>DT</sub>  | DT resistor                                   | 3.3  | 39      | K12  |
| C <sub>SS</sub>  | SS capacitor                                  | 0.01 | 1       | μF   |

#### **THERMAL INFORMATION**

|                    |   | TPS92023 |        |
|--------------------|---|----------|--------|
|                    | THERMAL METRIC <sup>(1)</sup>                               | D (SOIC) | UNITS  |
|                    |   | 8 PINS   |        |
| θ <sub>JA</sub>    | Junction-to-ambient thermal resistance <sup>(2)</sup>       | 117.3    |        |
| θ <sub>JCtop</sub> | Junction-to-case (top) thermal resistance <sup>(3)</sup>    | 63.4     |        |
| $\theta_{JB}$      | Junction-to-board thermal resistance <sup>(4)</sup>         | 57.5     | °C 444 |
| ΨJT                | Junction-to-top characterization parameter <sup>(5)</sup>   | 15.2     | C/VV   |
| Ψјв                | Junction-to-board characterization parameter <sup>(6)</sup> | 57.0     |        |
| $\theta_{JCbot}$   | Junction-to-case (bottom) thermal resistance <sup>(7)</sup> | n/a      |        |

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
 The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



#### ZHCSB56 -JUNE 2013

#### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range,  $-40^{\circ}C < T_A < 125^{\circ}C$ ,  $T_J = T_A$ ,  $V_{VCC} = 12$  V, GND = 0 V,  $R_{RT} = 4.7$  k $\Omega$ ,  $R_{DT} = 16.9$  k $\Omega$ ,  $C_{VCC} = 1$  µF, (unless otherwise noted)

|                        | PARAMETER                           | TEST CONDITIONS                                       | MIN   | TYP   | MAX   | UNITS |  |  |
|------------------------|-------------------------------------|---|-------|-------|-------|-------|--|--|
| BIAS SUPPLY (          | /CC)                                |   |       |       |       |       |  |  |
|                        | VCC current, disabled               | SS = 0 V  |       | 1     | 1.5   |       |  |  |
|                        | VCC current, enabled                | $SS = 5 V, C_{GD1} = C_{GD2} = 1 nF$                  | 2.5   | 5     | 7.5   | mA    |  |  |
|                        | VCC current, UVLO                   | VCC = 9 V   |       | 100   | 400   | μA    |  |  |
|                        | UVLO turn-on threshold              | Measured at VCC rising                                | 9.9   | 10.5  | 11.1  |       |  |  |
| V <sub>UVLO</sub>      | UVLO turn-off threshold             | Measured at VCC falling                               | 8.9   | 9.5   | 10.1  |       |  |  |
|                        | UVLO hysteresis                     | Measured at VCC                                       | 0.7   | 1     | 1.3   | V     |  |  |
|                        | OVP turn-off threshold              | Measured at VCC rising                                | 18    | 20    | 22    | V     |  |  |
| V <sub>OVP</sub>       | OVP turn-on threshold               | Measured at VCC falling                               | 16    | 18    | 20    |       |  |  |
| -                      | OVP hysteresis                      | Measured at VCC                                       | 1.5   | 2     | 2.5   |       |  |  |
| DEAD TIME (DT          | )                                   |   |       |       |       |       |  |  |
| t <sub>DT</sub>        | Dead time                           | R <sub>DT</sub> = 16.9 kΩ                             | 390   | 420   | 450   | ns    |  |  |
| OSCILLATOR             |                                     |   |       |       |       |       |  |  |
| f <sub>SW(min)</sub>   | Minimum switching frequency at GD1, | -40°C ≤ T <sub>A</sub> ≤ 125°C                        | 40.04 | 41.70 | 43.36 | kHz   |  |  |
|                        | GD2                                 | -20°C ≤ T <sub>A</sub> ≤ 105°C                        | 40.45 | 41.70 | 42.95 |       |  |  |
| K <sub>ICO</sub>       | Switching frequency gain/I (RT)     | $R_{RT} = 4.7 \text{ k}\Omega$ , $I_{RT} = 0$ to 1 mA | 60    | 80    | 100   | Hz/µA |  |  |
| t                      | GD1, GD2 on- time mismatching       |   | -50   |       | 50    | ns    |  |  |
| f <sub>SW(clamp)</sub> | Switching frequency clamp mode      | $V_{SS} = 5 V$  | 330   | 380   | 430   | kHz   |  |  |
| 4                      |                                     | -40°C ≤ T <sub>A</sub> ≤ 125°C                        | 122   | 142.5 | 162   |       |  |  |
| <sup>T</sup> SW(start) | Switching frequency at soft start   | -20°C ≤ T <sub>A</sub> ≤ 105°C                        | 125   | 142.5 | 160   |       |  |  |
| EXTERNAL DIS           | ABLE/SOFT START                     |   |       |       |       |       |  |  |
|                        | Enable threshold                    | Measure at SS rising                                  | 1.1   | 1.2   | 1.3   |       |  |  |
|                        | Disable threshold                   | Measured at SS falling                                | 0.85  | 1     | 1.1   | V     |  |  |
|                        | Disable hysteresis                  | Measured at SS  | 0.15  |       | 0.35  |       |  |  |
|                        | Disable prop. delay                 | Measured between SS (falling) and GD2 (falling)       | 250   | 500   | 750   | ns    |  |  |
|                        | Source current on SS pin            | $V_{SS} = 0.5 V$                                      | -225  | -175  | -125  |       |  |  |
| ISS                    | Source current on SS pin            | V <sub>SS</sub> = 1.35 V                              | -5.5  | -5    | -4.5  | μA    |  |  |



## **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range,  $-40^{\circ}C < T_A < 125^{\circ}C$ ,  $T_J = T_A$ ,  $V_{VCC} = 12$  V, GND = 0 V,  $R_{RT} = 4.7$  k $\Omega$ ,  $R_{DT} = 16.9$  k $\Omega$ ,  $C_{VCC} = 1$  µF, (unless otherwise noted)

|                       | PARAMETER  | TEST CONDITIONS   | MIN  | ТҮР  | MAX  | UNITS |
|-----------------------|--|---|------|------|------|-------|
| PEAK CURR             |  |   |      |      |      |       |
| V <sub>OC1(off)</sub> | Level 1 over current threshold – V <sub>OC</sub> rising      |   | 0.9  | 1    | 1.1  |       |
| V <sub>OC2(off)</sub> | Level 2 overcurrent latch threshold – V <sub>OC</sub> rising |   | 1.8  | 2.0  | 2.2  | V     |
| V <sub>OC1(on)</sub>  | Level 1 over current threshold – V <sub>OC</sub> falling     |   | 0.5  | 0.6  | 0.7  |       |
| t <sub>dOC</sub>      | Propagation delay  |   | 60   | 200  | 500  | ns    |
| l <sub>oc</sub>       | OC bias current  | V <sub>OC</sub> = 0.8 V   | -200 |      | 200  | nA    |
| GATE DRIVE            | Ξ  |   |      |      |      |       |
|                       | GD1, GD2 output voltage high                                 | $I_{GD1} = -20 \text{ mA}, I_{GD2} = -20 \text{ mA}$            | 9    |      | 11   | V     |
|                       | GD1, GD2 on-resistance high                                  | $I_{GD1} = -20 \text{ mA}, I_{GD2} = -20 \text{ mA}$            |      | 12   | 30   | Ω     |
|                       | GD1, GD2 output voltage low                                  | $I_{GD1} = -20 \text{ mA}, I_{GD2} = 20 \text{ mA}$             |      | 0.08 | 0.2  | V     |
|                       | GD1, GD2 on-resistance low                                   | $I_{GD1} = -20 \text{ mA}, I_{GD2} = 20 \text{ mA}$             |      | 4    | 10   | Ω     |
| t <sub>RISE</sub>     | Rise time GDx  | $V_{VCC}$ rising from 1 V to 9 V,<br>$C_{LOAD} = 1 \text{ nF}$  |      | 18   | 35   |       |
| t <sub>FALL</sub>     | Fall time GDx  | $V_{VCC}$ falling from 9 V to 1 V,<br>$C_{LOAD} = 1 \text{ nF}$ |      | 12   | 25   | ns    |
|                       | GD1, GD2 output voltage during UVLO                          | $V_{VCC} = 6 V, I_{GD1} = 1.2 mA, I_{GD2} = 1.2 mA$             | 0.5  |      | 1.75 | V     |
| THERMAL S             | HUTDOWN  |   | •    |      |      |       |
| T <sub>SD</sub>       | Thermal shutdown threshold                                   |   |      | 160  |      |       |
|                       | Thermal shutdown recovery threshold                          |   |      | 140  |      | Ĵ     |

ZHCSB56 -JUNE 2013



www.ti.com.cn

## **DEVICE INFORMATION**



#### **TERMINAL FUNCTIONS**

| TERMINAL |     | L   | DECODIDATION  |
|----------|-----|-----|---|
| NAME     | NO. | I/O | DESCRIPTION   |
| DT       | 1   | I   | Sets the dead time of high-side and low-side switch driving signals. Connect a resistor to ground. With internal 2.25-V voltage reference, the current flowing through the resistor sets the dead time. To prevent shoot through when this pin is accidentally short to ground, the minimum dead time is set to 120 ns. Any dead time setting less than 120 ns defaults to 120-ns dead time.  |
| GD1      | 8   | 0   | High-side and low-side switch gate driver. Connect gate driver transformer primary side to these two pins to  |
| GD2      | 5   | 0   | drive the half bridge.  |
| GND      | 6   | -   | Ground.   |
| OC       | 3   | I   | Overcurrent protection. When the voltage on this pin is above 1 V, gate driver signals are actively pulled low.<br>After the voltage falls below 0.6 V, the gate driver signal recovers with soft start. When OC pin voltage is<br>above 2 V, the device is latched off. Bringing VCC below UVLO level resets the overcurrent latch off.  |
| RT       | 2   | I   | The current flowing out of this pin sets the frequency of the gate driver signals. Connect the opto-coupler collector to this pin to control the switching frequency for regulation purpose. Parallel a resistor to ground to set the minimum current flowing out of the pin and set the minimum switching frequency. To set the maximum switching frequency limiting, place a resistor in series with the opto-coupler transistor. This resistor sets the maximum current flowing out of the pin and limits the maximum switching frequency. |
| SS       | 4   | I   | Soft-start. This pin sets the soft-start time of the system. Connect a capacitor to ground. Pulling this pin below 1 V disables the device to allow easy ON/OFF control. The soft-start function is enabled after all fault conditions, including bias supply OV, UVLO, overcurrent protection and over-temperature protection.   |
| VCC      | 7   | -   | Bias supply. Connect this pin to a power supply less than 20 V. Place a 1-µF capacitor in parallel to ground to filter out noise.   |



## **TPS92023**

ZHCSB56 -JUNE 2013

www.ti.com.cn

#### **BLOCK DIAGRAM**



ZHCSB56 -JUNE 2013

### **TYPICAL CHARACTERISTICS**

At  $V_{VCC}$  = 12 V,  $R_{RT}$  = 4.7 k $\Omega$ ,  $R_{DT}$  = 16.9 k $\Omega$ ,  $V_{SS}$  = 5 V,  $V_{OC}$  = 0 V; all voltages are with respect to GND,  $T_J = T_A = 25^{\circ}C$ , unless otherwise noted.



Figure 4. Dead Time vs. Dead Time Resistance

Copyright © 2013, Texas Instruments Incorporated



www.ti.com.cn



## PS92023





Junction Temperature (°C) Figure 7. Propagation Delay Time vs. Temperature

Junction Temperature (°C) Figure 8. UVLO Threshold Voltage vs. Temperature

## TPS92023

ZHCSB56 -JUNE 2013



TEXAS INSTRUMENTS

www.ti.com.cn



### **APPLICATION INFORMATION**

#### Principle of Operation

The soft-switching capability, high efficiency and long holdup time make the LLC resonant converter attractive for many applications, such as digital TV, ac/dc adapters and computer power supplies. Figure 12 shows the schematic of the LLC resonant converter.

The LLC resonant converter is based on the series resonant converter (SRC). By using the transformer magnetizing inductor, zero-voltage switching can be achieved over a wide range of input voltage and load. As a result of multiple resonances, zero-voltage switching can be maintained even when the switching frequency is higher or lower than resonant frequency. This simplifies the converter design to avoid the zero-current switching region, which can lead to system damage. The converter achieves the best efficiency when operated close to its resonant frequency at a nominal input voltage. As the switching frequency is lowered the voltage gain is significantly increased. This allows the converter to maintain regulation when the input voltage falls low. These features make the converter ideally suited to operate from the output of a high-voltage boost PFC pre-regulator, allowing it to hold up through brief periods of ac line-voltage dropout.

Due to the nature of resonant converter, all the voltages and currents on the resonant components are approximately sinusoidal. The gain characteristic of LLC resonant converter is analyzed based on the First Harmonic Approximation (FHA), which means all the voltages and currents are treated as sinusoidal shape with the frequency same as switching frequency.

According to the operation principle of the converter, the LLC resonant converter can be draw as the equivalent circuit as shown in Figure 13.



Figure 12. LLC Resonant Converter



In this equivalent circuit, the  $V_{ge}$  and  $V_{oe}$  are the fundamental harmonics of the voltage generated by the half bridge and the voltage on the transformer primary side, respectively. These voltages can be calculated through Fourier analysis. The load resistor  $R_e$  is the equivalent resistor of the load, and it can be calculated as:

$$\mathsf{R}_{\mathsf{E}} = \left(\frac{8}{\left(\pi\right)^2}\right) \times \left(n\right)^2 \times \mathsf{R}$$

(1)

Based on this equivalent circuit, the converter gain at different switching frequencies can be calculated as:

$$\begin{pmatrix} \frac{V_{OUT}}{\left(\frac{V_{DC}}{2}\right)} \\ = \frac{\frac{j\omega \times L_M \times R_E}{(j\omega \times L_M) + R_E}}{\frac{j\omega \times L_M \times R_E}{(j\omega \times L_M) + R_E} + \frac{1}{j\omega \times C_R} + j\omega \times L_R}$$

where

• V<sub>DC</sub>/2 is the equivalent input voltage due to the half-bridge structure

(2)

## TPS92023

ZHCSB56 -JUNE 2013

Texas Instruments

www.ti.com.cn

| Table 2. Circuit Definition Calculations                              |   |   |   |   |  |  |  |  |
|---|---|---|---|---|--|--|--|--|
| NORMALIZED GAIN   | RESONANT<br>FREQUENCY                                   | QUALITY FACTOR  | NORMALIZED<br>FREQUENCY                     | INDUCTOR RATIO                                  |  |  |  |  |
| $M = \left(\frac{V_{OUT}}{\left(\frac{V_{DC}}{2}\right)}\right) $ (3) | $f_0 = \frac{1}{2\pi \times \sqrt{L_R \times C_R}}$ (4) | $Q_{E} = \frac{\sqrt{\frac{L_{R}}{C_{R}}}}{R_{E}} $ (5) | $f_{n} = \left(\frac{f}{f_{0}}\right) $ (6) | $L_{n} = \left(\frac{L_{M}}{L_{R}}\right) $ (7) |  |  |  |  |

Following the definitions in Table 2, the converter gain at different switching frequencies can be calculated in Equation 8.

$$M = \frac{L_n \times (f_n)^2}{L_n \times (f_n)^2 + (f_n - 1) \times (f_n + 1 + j \times f_n \times L_n \times Q_e)}$$

where

- M is the converter voltage gain
- Ln is the ratio of the magnetizing inductance to the resonant inductance
- f<sub>n</sub> is the normalized switching frequency
- Q<sub>e</sub> is the quality factor

(8)

Because of the FHA, Equation 8 is an approximation. When the switching frequency moves away from the resonant frequency, the error becomes larger. However, this equation can be used as the design tool. The final results need to be verified by the time based simulation or hardware test.



## **TPS92023**

#### ZHCSB56 -JUNE 2013

From Equation 8, when switching frequency is equal to resonant frequency,  $f_n = 1$  and converter voltage gain is equal to 1. Converter gain at different loads and inductor ratio conditions are shown in Figure 14 through Figure 17.





Figure 17. Normalized Switching Frequency vs.Converter Voltage Gain, Ln=20

Based on its theory of operation the LLC resonant converter is controlled through Pulse Frequency Modulation (PFM). The output voltage is regulated by adjusting the switching frequency according to the input and output conditions. Optimal efficiency is achieved at the nominal input voltage by setting the switching frequency close to the resonant frequency. When the input voltage droops low the switching frequency is decreased to boost the gain and maintain regulation.

The TPS92023 resonant half-bridge controller uses variable switching frequency control to adjust the resonant tank impedance and regulate output voltage. This 8-pin package device integrates the critical functions for optimizing the system performance while greatly simplifying the design and layout.

ZHCSB56 -JUNE 2013

#### **Adjustable Dead Time**

Resonant half-bridge converter relies on the resonant tank current at MOSFETs turn-off to achieve soft switching and reduce switching loss. Higher turn-off current provides more energy to discharge the junction capacitor, while it generates more turn-off loss. Smaller turn-off current reduces turn-off loss, but it requires longer time to discharge MOSFETs junction capacitors and achieve soft switching. By choosing an appropriate dead time, turn-off current is minimized while still maintaining zero-voltage switching, and best system performance is realized.

In TPS92023, dead time can be adjusted through a single resistor from DT pin to ground. With internal 2.25-V voltage reference, the current flow through the resistor sets the dead time.

$$t_{D} = 20 \text{ ns} + R_{DT} \times 24 \text{ ns}$$

(9)

To prevent shoot through when the DT pin accidentally connects to ground, the two gate driver outputs limit the dead-time to a minimum of 120-ns. Any dead-time setting less than 120-ns, defaults to the minimum 120-ns limit.

#### Oscillator

With variable switching frequency control, TPS92023 relies on the internal oscillator to vary the switching frequency. The oscillator is controlled by the current flowing out of RT pin. Except during soft start, the relationship between the gate signal frequency and the current flowing out of RT pin can be represented in Equation 10.

$$f_{SW} = \frac{1}{2} \times \frac{1}{\left(\frac{6 \text{ ns} \times 1 \text{ A}}{I_{RT}}\right) + 150 \text{ ns}} \approx I_{RT} \times 83 \text{ Hz}/\mu\text{A}$$

Since the switching frequency is proportional to the current, by limiting the maximum and minimum current flowing out of RT pin, the minimum and maximum switching frequency of the converter could be easily limited. As shown in Figure 18, putting a resistor from RT pin to ground limits the minimum current and putting a resistor in series with the opto-coupler limits the maximum current.

Maximum

Frequency Limiting

R1



UDG-13071

TPS92023

2 | RT

Figure 18. Maximum and Minimum Frequency Setting for TPS92023

The frequency limiting resistor can be calculated in Equation 11 through Equation 14.

$$I_{F(max)} = \frac{6ns}{\left(\frac{1}{(2 \times f_{MAX})}\right) - 150ns} \qquad I_{F(max)} = 2.5 V \left(\frac{1}{R_1} + \frac{1}{R_2}\right)$$
(12)

$$I_{F(\min)} = \frac{0.13}{\left(\frac{1}{(2 \times f_{MIN})}\right) - 150 \,\text{ns}} \qquad I_{F(\min)} = \frac{2.5 \,\text{V}}{\text{R}_2} \tag{14}$$





www.ti.com.cn

(10)



#### Soft Start

During start up and fault recovery conditions, soft start is always implemented to prevent excessive resonant tank current and ensure Zero-Voltage Switching (ZVS). During soft start, the switching frequency is increased. The soft-start time can be programmed by placing a capacitor from SS pin to ground.

The soft-start pin also serves as an ON/OFF control pin of the device. By actively pulling the SS pin below 1 V, the device is disabled. When the pull down is removed, SS pin voltage is increased because of internal charging current. Once SS pin becomes above 1.2 V, the device starts to generated gate-driver signal and enters soft-start mode. The time sequence of soft start is shown in Figure 19.



Figure 19. Soft-Start Sequence

To prevent a long delay between the ON command and appearance of a gate driver signal, the SS pin current is set as two different levels. When SS pin voltage is below 1.2 V, its output current is 175  $\mu$ A. This high current could charge the soft-start pin capacitor to 1.2 V in a short period of time, and reduces the time delay. This time delay is calculated in Equation 15.

$$t_{SS(delay)} = \frac{1.2V}{175\,\mu A} \times C_{SS}$$
(15)

The switching frequency during soft start is determined by both the current flowing out of the RT pin and the voltage on SS pin. The switching frequency can be calculated based on the Equation 16.

$$f_{SW} = \frac{1}{2} \times \frac{1}{\frac{6 \text{ns} \times 1 \text{A}}{I_{RT} + \left(1.81 \text{mA} - \frac{V_{VSS}}{2.2 \text{k}\Omega}\right)}} + 150 \text{ ns}$$

After the SS pin voltage reaches 4 V, the soft-start period ends and the switching frequency equals that as demanded by the RT pin current. The time used to charge the SS pin from 1.2 V to 4 V is defined as the soft-start time and can be calculated in Equation 17.

$$t_{SS} = \frac{2.8 \,\text{V}}{5 \,\mu\text{A}} \times \text{C}_{SS} \tag{17}$$

To ensure reliable operation, the gate drivers restart with GD2 turning high. This prevents uncertainty during system start up.

(16)



#### ZHCSB56 -JUNE 2013

#### **Overcurrent Protection**

To prevent power stage failure under excessive load current condition, the TPS92023 includes an overcurrent protection function. With a dedicated OC pin, the power stage is shut down when OC pin voltage is above 1 V. Once the OC pin voltage falls below 0.6 V, the gate driver recovers with a soft start. To enhance system safety, the TPS92023 latches up the entire system when the OC pin voltage rises above 2 V. Bringing the VCC voltage below the UVLO voltage level resets the device.

The current can be indirectly sensed through the voltage across resonant capacitor by using the sensing network shown in Figure 20.



Figure 20. Current Sensing for LLC Resonant Converter

The general concept of this sensing method is that the ac voltage across the resonant capacitor is proportional to load current.

According to the FHA model, peak voltage of the ac component on the resonant capacitor can be calculated in Equation 18.

$$V_{CR(pk)} = \frac{4}{\pi} \times n \times V_{OUT} \left| \frac{j\omega_n \times L_n \times (Q_e + 1)}{(\omega_n)^2 \times L_n} \right|$$
(18)

Therefore, the resonant capacitor voltage reaches its maximum value at the minimum switching frequency and maximum load. According to Equation 18, the current sensing network components can be calculated. Due to the nature of FHA, the final circuit parameters must be verified through actual hardware test.

| SYMBOL         | FUNCTION  | DESIGN EQUATION  |
|----------------|---|--|
| Rs             | Transfer ac voltage across resonant capacitor into current source | $R_{s} = \frac{\left(V_{CR(pk)MAX}\right)^{2}}{2 \times P_{RS(max)}}$ (19) |
| Cs             | Blocking dc voltage on resonant capacitor                         | $C_{S} = \frac{10}{R_{S} \times f_{MIN}} $ (20)                            |
| R <sub>P</sub> | Load resistor of the current source                               | $R_{P} = \frac{R_{S}}{V_{CR(pk)MAX}} \times \frac{\pi}{2} $ (21)           |
| С <sub>Р</sub> | Filter capacitor  | $C_{P} = \frac{10}{\left(R_{P\times}f_{MIN}\right)} $ (22)                 |

#### **Table 3. Calculated Current Sensing Network Components**



#### **Gate Driver**

Half-bridge resonant converter is controlled by the nearly 50% duty cycle variable frequency square wave voltage. This allows the half bridge to be easily driven by the gate-driver transformer. Compared with a half-bridge driver device, a gate-driver transformer provides a simple and reliable solution, which:

- Eliminate the need for gate driver power supply
- Enable simplified layout
- Preventing shoot through due to the transformer coupling
- No latch up

The TPS92023 integrates two-gate drivers with 0.4-A source and 0.8-A sink capability to directly drive the gate driver transformer.

For LLC resonant converter, it is critical for the gate-driver signal to be precisely symmetrical. Otherwise, the resonant tank operation is symmetrical. The load current distribution is unbalanced for the output rectifiers, which in turn requires over design of the power stages and thermal management.

In TPS92023, the gate-driver output is precisely trimmed to have less than 50 ns mismatch. Although the gatedriver signal is quite symmetrical, it is still recommended to insert the dc blocking capacitor in the gate-driver transformer primary side to prevent transformer saturation during fast transients.

#### VCC Pin

Connect a regulated bias supply to VCC pin. When VCC becomes above 10.5 V the device is enabled and after all fault conditions are cleared the gate driver starts with soft start. When the VCC voltage drops below 9.5 V, the device enters UVLO protection mode and both gate drivers are actively pulled low. When VCC rises above 20 V the device enters VCC overvoltage protection mode and the device is disabled with both gate drivers actively pulled low. VCC voltage returns below 18 V.

#### **Over-Temperature Protection**

TPS92023 continuously senses its junction temperature. When the junction temperature rises above 160°C the device enters over-temperature protection mode with both gate drivers actively pulled low. When junction temperature drops below 140°C, gate driver restarts with soft start.



10-Dec-2020

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| TPS92023D        | ACTIVE        | SOIC         | D                  | 8    | 75             | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 92023D                  | Samples |
| TPS92023DR       | ACTIVE        | SOIC         | D                  | 8    | 2500           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 125   | 92023D                  | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020

# D0008A



## **PACKAGE OUTLINE**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



## D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## D0008A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### 重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、 验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用 所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司