



# WIDE-INPUT SYNCHRONOUS, BUCK CONTROLLER

## FEATURES

- Operating Input Voltage 10 V to 40 V
- Programmable Fixed-Frequency Up to 100 kHz to 1 MHz Voltage Mode Controller
- Internal Gate Drive Outputs for High-Side and Synchronous N-Channel MOSFETs
- 16-Pin PowerPAD<sup>™</sup> Package (θ<sub>JC</sub> = 2°C/W)
- Thermal Shutdown
- Externally Synchronizable
- Programmable Short-Circuit Protection
- Programmable Closed-Loop Soft-Start

## **APPLICATIONS**


- DDR Tracking Regulators
- Power Modules
- Networking Equipment
- Industrial Servers

## DESCRIPTION

The TPS40052 is part of a family of high-voltage, wide input, synchronous, step-down converters. The TPS40052 offers design flexibility with a variety of user programmable functions, including soft-start, operating frequency, high-side current limit, and loop compensation.

The TPS40052 is also synchronizable to an external supply. It incorporates MOSFET gate drivers for external N-channel high-side and synchronous rectifier (SR) MOSFETs. Gate drive logic incorporates anti-cross conduction circuitry to prevent simultaneous high-side and synchronous rectifier conduction.

The externally programmable short circuit protection provides pulse-by-pulse current limit, as well as hiccup mode operation utilizing an internal fault counter for longer duration overloads.



## SIMPLIFIED APPLICATION DIAGRAM

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999 – 2003, Texas Instruments Incorporated

# TPS40052

#### SLUS563C - AUGUST 2003 - REVISED FEBRUARY 2005



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **ORDERING INFORMATION**

TA	PACKAGE	PART NUMBER		
-40°C to 85°C	Plastic HTSSOP(PWP) <sup>(1)</sup>	TPS40052PWP		

(1) The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS40052PWPR). See the application section of the data sheet for PowerPAD drawing and layout information.

#### **ABSOLUTE MAXIMUM RATINGS**


over operating free-air temperature range unless otherwise noted<sup>(2)</sup>

		TPS40052	UNIT
	VIN	45	
Input voltage range, V <sub>IN</sub>	VFB, SS, SYNC, EA_REF	–0.3 to 6	
	SW	-0.3 to 45	V
	SW, transient < 50 ns	-2.5	
Output voltage range, VO	COMP, RT, SS	–0.3 to 6	
Output current, IOUT	RT	200	μA
Operating junction temperature range, TJ		-40 to 125	
Storage temperature, T <sub>stg</sub>	–55 to 150	°C	
Lead temperature 1,6 mm (1/16 inch) from cas	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		

(2) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

	MIN	NOM	MAX	UNIT
Input voltage, VI	10		40	V
Operating free-air temperature, T <sub>A</sub>	-40		85	°C



(3) For more information on the PWP package, refer to TI Technical Brief, Literature No. SLMA002.

(4) PowerPAD<sup>™</sup> heat slug must be connected to SGND (pin 5) or electrically isolated from all other pins.



## **ELECTRICAL CHARACTERISTICS**

 $T_A = -40^{\circ}$ C to 85°C,  $V_{IN} = 12 V_{dC}$ ,  $R_T = 90.9 k\Omega$ ,  $f_{SW} = 500 \text{ kHz}$ ,  $V_{EA\_REF} = 1.25 \text{ V}$ , all parameters at zero power dissipation (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT S	UPPLY					
VIN	Input voltage range, VIN		10		40	V
	ING CURRENT					
I <sub>DD</sub>	Quiescent current	Output drivers not switching, $V_{FB}$ = 1.3 V		1.5	3.0	mA
BP5						
V <sub>BP5</sub>	Ouput voltage	I <sub>LOAD</sub> = 1 mA	4.5	5.0	5.5	V
OSCILLA	ATOR/RAMP GENERATOR					
fosc	Accuracy	$9 \text{ V} \le \text{V}_{IN} \le 40 \text{ V}$	450	500	550	kHz
VRAMP	PWM ramp voltage <sup>(1)</sup>	VPEAK <sup>-V</sup> VAL		2.0		
VIH	High-level input voltage, SYNC		2		5	V
VIL	Low-level input voltage, SYNC				0.8	V
ISYNC	Input current, SYNC			5	10	μA
	Pulse width, SYNC		50			ns
VRT	RT voltage		2.38	2.50	2.58	V
		$V_{FB} = 0 V$ , $f_{SW} \le 500 \text{ kHz}$	80%		94%	
	Maximum duty cycle	$V_{FB} = 0 V$ , 500 kHz $\leq f_{SW} \leq 1 MHz$	75%			
	Minumum duty cycle	$V_{FB} \ge 1.3 V$			0%	
SOFT ST	ART	·	•			
ISS	Soft-start source current		1.75	2.35	3.05	μA
VSS	Soft-start clamp voltage			3.7		V
<sup>t</sup> DSCH	Discharge time	C <sub>SS</sub> = 220 pF	1.6	2.2	2.8	
tss	Soft-start time	$C_{SS} = 220 \text{ pF},  0 \text{ V} \le \text{V}_{SS} \le 1.6 \text{ V}$	100	155	195	μs
BP10		·	•			
VBP10	Ouput voltage		9.0	9.6	10.3	V
ERROR	AMPLIFIER	•				
VEA REF	Error amplifier reference input voltage <sup>(2)</sup>	$9 V \le V_{IN} \le 40 V$	0.5	0.7	1.5	V
_	Input offset voltage	$0.5 \text{ V} \le \text{V}_{FB} \le 1.5 \text{ V}$	-5		5	mV
G <sub>BW</sub>	Gain bandwidth		3	5		MHz
AVOL	Open loop gain		60	80		dB
IOH	High-level output source current		2.0	4.0		_
IOL	Low-level output sink current		2.5	4.0		mA
VOH	High-level output voltage	ISOURCE = 500 μA	3.2	3.5		
VOL	Low-level output voltage	I <sub>SINK</sub> = 500 μA		0.20	0.35	V
IBIAS	Input bias current	V <sub>FB</sub> = 0.7 V	1	100	200	nA

(1) Ensured by design. Not production tested.
(2) Common mode range extends to ground, but not tested below 500 mV.



#### **ELECTRICAL CHARACTERISTICS**

 $T_A = -40^{\circ}$ C to 85°C, V<sub>IN</sub> = 12 V<sub>dc</sub>, R<sub>T</sub> = 90.9 k $\Omega$ , f<sub>SW</sub> = 500 kHz, V<sub>EA\_REF</sub> = 1.25 V all parameters at zero power dissipation (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRE	NT LIMIT					
ISINK	Current limit sink current		8.6	10.0	11.8	μΑ
		$V_{ILIM} = 11.7 \text{ V},  V_{SW} = (V_{ILIM} - 0.5 \text{ V})$		400		
Propagation delay to output		$V_{ILIM} = 11.7 \text{ V},  V_{SW} = (V_{ILIM} - 2 \text{ V})$		300		ns
tON	Switch leading-edge blanking pulse time(1)		100			
tOFF	Off time during a fault			7		cycles
		$V_{ILIM} = 11.6 V, T_A = 25^{\circ}C$	-180	-110	-20	
Vos	Offset voltage SW vs. ILIM	$V_{ILIM} = 11.6 \text{ V}, \qquad 0^{\circ}\text{C} \leq \text{T}_{A} \leq 85^{\circ}\text{C}$	-200	-110	0	mV
		$V_{ILIM} = 11.6 \text{ V}, \qquad -40^{\circ}\text{C} \le T_A \le 85^{\circ}\text{C}$	-200	-110	30	
OUTPU	T DRIVER	-				-
<sup>t</sup> LRISE	Low-side driver rise time	0 0000 5		48	96	
<sup>t</sup> LFALL	Low-side driver fall time	C <sub>LOAD</sub> = 2200 pF		24	48	1
<sup>t</sup> HRISE	High-side driver rise time			48	96	ns
<sup>t</sup> HFALL	High-side driver fall time	$C_{LOAD} = 2200 \text{ pF}, (HDRV - SW)$	1	36	72	
VOH	High-level ouput voltage, HDRV	I <sub>HDRV =</sub> -0.1 A (HDRV - SW)	BOOST -1.5 V	BOOST -1.0 V		
VOL	Low-level ouput voltage, HDRV	I <sub>HDRV</sub> = 0.1 A (HDRV – SW)			0.75	
VOH	High-level ouput voltage, LDRV	I <sub>LDRV</sub> = -0.1 A	BP10 -1.4 V	BP10 - 1.0 V		V
VOL	Low-level ouput voltage, LDRV	ILDRV = 0.1 A			0.5	
	Minimum controllable pulse width			100	150	ns
SS/SD S	SHUTDOWN	•	-			•
VSD	Shutdown threshold voltage	Outputs off	90	125	150	
VEN	Device active threshold voltage		190	210	245	mV
BOOST	REGULATOR	-				-
VBOOST	Output voltage	V <sub>IN</sub> = 12.0 V	19.5	20.5	21.5	V
SW NO	DE	-				-
ILEAK	Leakage current(1)				25	μΑ
THERM	AL SHUTDOWN					
-	Shutdown temperature(1)			165		°C
T <sub>SD</sub>	Hysteresis <sup>(1)</sup>			20	20	
UVLO						
	Input voltage UVLO threshold		8.45	8.75	9.10	
	Input voltage UVLO hysteresis		1	1.0		V


(1) Ensured by design. Not production tested.

## **TERMINAL FUNCTIONS**

TERMINAL I/O		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
BOOST	14	0	Gate drive voltage for the high side N-channel MOSFET. The BOOST voltage is 9 V greater than the input voltage. A $0.1$ - $\mu$ F ceramic capacitor should be connected from this pin to the SW pin.
BP5	3	0	5-V reference. This pin should be bypassed to ground with a 0.1- $\mu$ F ceramic capacitor. This pin may be used with an external dc load of 1 mA or less.
BP10	11	0	10-V reference used for gate drive of the N-channel synchronous rectifier. This pin should be bypassed by a $1-\mu F$ ceramic capacitor. This pin may be used with an external dc load of 1 mA or less.
COMP	8	0	Output of the error amplifier, input to the PWM comparator. A feedback network is connected from this pin to the VFB pin to compensate the overall loop. The comp pin is internally clamped above the peak of the ramp to improve large signal transient response.
HDRV	13	0	Floating gate drive for the high-side N-channel MOSFET. This pin switches from BOOST (MOSFET on) to SW (MOSFET off).
ILIM	16	I	Current limit pin, used to set the overcurrent threshold. An internal current sink from this pin to ground sets a voltage drop across an external resistor connected from this pin to VCC. The voltage on this pin is compared to the voltage drop (VIN –SW) across the high side MOSFET during conduction.
EA_REF	4	I	Non-inverting input to the error amplifier and used as the reference for the feedback loop.
LDRV	10	0	Gate drive for the N-channel synchronous rectifier. This pin switches from BP10 (MOSFET on) to ground (MOSFET off).
PGND	9	-	Power ground reference for the device. There should be a low-impedance path from this pin to the source(s) of the lower MOSFET(s).
RT	2	I	A resistor is connected from this pin to ground to set the internal oscillator and switching frequency.
SGND	5	-	Signal ground reference for the device.
SS/SD	6	I	Soft-start programming pin. A capacitor connected from this pin to ground programs the soft-start time. The capacitor is charged with an internal current source of $2.3 \mu$ A. The resulting voltage ramp on the SS pin is used as a second non-inverting input to the error amplifier. Output voltage regulation is controlled by the SS voltage ramp until the voltage on the SS pin reaches the internal reference voltage of 0.7 V. Pulling this pin low disables the controller.
SW	12	I	This pin is connected to the switched node of the converter and used for overcurrent sensing.
SYNC	1	I	Syncronization input for the device. This pin can be used to synchronize the oscillator to an external master frequency. If synchronization is not used, connect this pin to SGND.
VFB	7	I	Inverting input to the error amplifier. In normal operation the voltage on this pin is equal to the EA_REF reference voltage.
VIN	15	Ι	Supply voltage for the device.



## FUNCTIONAL BLOCK DIAGRAM





The TPS40052 allows the user to optimize the PWM controller to the specific application.

The TPS40052 is the controller of choice for synchronous buck designs, the output of which is required to track another voltage. It has two quadrant operation and can source or sink output current, providing the best transient response.

## SW NODE RESISTOR AND DIODE

The SW node of the converter will be negative during the *dead time* when both the upper and lower MOSFETs are off. The magnitude of this negative voltage is dependent on the lower MOSFET body diode and the output current which flows during this dead time. This negative voltage could affect the operation of the controller, especially at low input voltages.

Therefore, a resistor ( $3.3 \Omega$  to  $4.7 \Omega$ ) and Schottky diode must be placed between the lower MOSFET drain and pin 12, SW, of the controller as shown in Figure 10. The Schottky diode must have a voltage rating to accommodate the input voltage and ringing on the SW node of the converter. A 30-V Schottky such as a BAT54 or a 40-V Schottky such as a Zetex ZHCS400 or Vishay SD103AWS are adequate. These components are shown in Figure 10 as Rsw and D2.

## SETTING THE SWITCHING FREQUENCY (PROGRAMMING THE CLOCK OSCILLATOR)


The TPS40052 has independent clock oscillator and ramp generator circuits. The clock oscillator serves as the master clock to the ramp generator circuit. The switching frequency,  $f_{SW}$  in kHz, of the clock oscillator is set by a single resistor ( $R_T$ ) to ground. The clock frequency is related to  $R_T$ , in k $\Omega$  by equation (1).

$$R_{T} = \left(\frac{1}{f_{SW} \times 17.82 \times 10^{-6}} - 23\right) k\Omega$$
(1)

## **UVLO OPERATION**

The TPS40052 uses fixed UVLO protection. The fixed UVLO monitors the input voltage. The UVLO circuit holds the soft-start low until the input voltage has exceeded the undervoltage threshold.







#### **BP5 AND BP10 INTERNAL VOLTAGE REGULATORS**

Start-up characteristics of the BP5 and BP10 regulators are shown in Figure 2. Slight variations in the BP5 occurs dependent upon the switching frequency. Variation in the BP10 regulation characteristics is also based on the load presented by switching the external MOSFETs.

## SELECTING THE INDUCTOR VALUE

The inductor value determines the magnitude of ripple current in the output capacitors as well as the load current at which the converter enters discontinuous mode. Too large an inductance results in lower ripple current but is physically larger for the same load current. Too small an inductance results in larger ripple currents and a greater number of (or more expensive output capacitors for) the same output ripple voltage requirement. A good compromise is to select the inductance value such that the converter doesn't enter discontinuous mode until the load approximated somewhere between 10% and 30% of the rated output. The inductance value is described in equation (2).

$$L = \frac{(V_{IN} - V_O) \times V_O}{V_{IN} \times \Delta I \times f_{SW}} \quad (\text{Henries})$$
(2)

where:.

- V<sub>O</sub> is the output voltage
- $\Delta I$  is the peak-to-peak inductor current

## CALCULATING THE OUTPUT CAPACITANCE

The output capacitance depends on the output ripple voltage requirement, output ripple current, as well as any output voltage deviation requirement during a load transient.

The output ripple voltage is a function of both the output capacitance and capacitor ESR. The worst case output ripple is described in equation (3).

$$\Delta V = \Delta I \left[ ESR + \left( \frac{1}{8 \times C_{O} \times f_{SW}} \right) \right] V_{P-P}$$
(3)

The output ripple voltage is typically between 90% and 95% due to the ESR component.

The output capacitance requirement typically increases in the presence of a load transient requirement. During a step load, the output capacitance must provide energy to the load (light to heavy load step) or absorb excess inductor energy (heavy to light load step) while maintaining the output voltage within acceptable limits. The amount of capacitance depends on the magnitude of the load step, the speed of the loop and the size of the inductor.



## **APPLICATION INFORMATION**

Stepping the load from a heavy load to a light load results in an output overshoot. Excess energy stored in the inductor must be absorbed by the output capacitance. The energy stored in the inductor is described in equation (4).

$$E_{L} = \frac{1}{2} \times L \times I^{2} \quad \text{(Joules)}$$

where:

$$I^{2} = \left[ \left( I_{OH} \right)^{2} - \left( I_{OL} \right)^{2} \right] \left( (Amperes)^{2} \right)$$
(5)

where:

- I<sub>OH</sub> is the output current under heavy load conditions
- IOL is the output current under light load conditions

Energy in the capacitor is described in equation (6).

$$E_{\rm C} = \frac{1}{2} \times {\rm C} \times {\rm V}^2 \quad \text{(Joules)} \tag{6}$$

where:

$$V^{2} = \left[ \left( V_{f} \right)^{2} - \left( V_{i} \right)^{2} \right] \quad (Volts^{2})$$
(7)

where:

- V<sub>f</sub> is the final peak capacitor voltage
- V<sub>i</sub> is the initial capacitor voltage

Substituting equation (5) into equation (4), then substituting equation (7) into equation (6), then setting equation (6) equal to equation (4), and then solving for  $C_O$  yields the capacitance described in equation (8).

$$C_{O} = \frac{L \times \left[ \left( I_{OH} \right)^{2} - \left( I_{OL} \right)^{2} \right]}{\left[ \left( V_{f} \right)^{2} - \left( V_{i} \right)^{2} \right]} \quad (Farads)$$
(8)



#### **PROGRAMMING SOFT START**

TPS40052 uses a closed-loop approach to ensure a controlled ramp on the output during start-up. Soft-start is programmed by charging an external capacitor ( $C_{SS}$ ) via an internally generated current source. The voltage on  $C_{SS}$  is fed into a separate non-inverting input to the error amplifier (in addition to FB and EA\_REF). The loop is closed on the lower of the  $C_{SS}$  voltage or the the external reference voltage EA\_REF. Once the  $C_{SS}$  voltage rises above the external reference voltage, regulation is based on the external reference. To ensure a controlled ramp-up of the output voltage the soft-start time should be greater than the L-C<sub>O</sub> time constant as described in equation (9).

$$t_{\text{START}} \ge 2\pi \times \sqrt{L \times C_0}$$
 (seconds) (9)

There is a direct correlation between  $t_{START}$  and the input current required during start-up. The faster  $t_{START}$ , the higher the input current required during start-up. This relationship is describe in more detail in the section titled, *Programming the Current Limit* which follows. The soft-start capacitance,  $C_{SS}$ , is described in equation (10).

For applications in which the V<sub>IN</sub> supply ramps up slowly, (typically between 50 ms and 100 ms) it may be necessary to increase the soft-start time to between approximately 2 ms and 5 ms to prevent nuisance UVLO tripping. The soft-start time should be longer than the time that the V<sub>IN</sub> supply transitions between 8 V and 9 V.

$$C_{SS} = \frac{2.3 \,\mu A}{0.7 \,V} \times t_{START} \quad (Farads) \tag{10}$$

#### **PROGRAMMING CURRENT LIMIT**

The TPS40052 uses a two-tier approach for overcurrent protection. The first tier is a pulse-by-pulse protection scheme. Current limit is implemented on the high-side MOSFET by sensing the voltage drop across the MOSFET when the gate is driven high. The MOSFET voltage is compared to the voltage dropped across a resistor connected from VIN pin to the ILIM pin when driven by a constant current sink. If the voltage drop across the MOSFET exceeds the voltage drop across the ILIM resistor, the switching pulse is immediately terminated. The MOSFET remains off until the next switching cycle is initiated.

The second tier consists of a fault counter. The fault counter is incremented on an overcurrent pulse and decremented on a clock cycle without an overcurrent pulse. When the counter reaches seven (7) a restart is issued and seven soft-start cycles are initiated. Both the upper and lower MOSFETs are turned off during this period. The counter is decremented on each soft-start cycle. When the counter is decremented to zero, the PWM is re-enabled. If the fault has been removed the output starts up normally. If the output is still present the counter counts seven overcurrent pulses and re-enters the second-tier fault mode. See Figure 3 for typical overcurrent protection waveforms.

The minimum current limit setpoint (ILIM) depends on tSTART, CO, VO, and the load current at turn-on (IL).

$$I_{\text{LIM}} = \left[\frac{\left(C_{\text{O}} \times V_{\text{O}}\right)}{t_{\text{START}}}\right] + I_{\text{L}} \quad (\text{Amperes})$$
(11)



The current limit programming resistor (R<sub>ILIM</sub>) is calculated using equation (12). Care must be taken in choosing the values used for V<sub>OS</sub> and I<sub>SINK</sub> in the equation. In order to ensure the output current at the overcurrent level, the minimum value of I<sub>SINK</sub> and the maximum value of V<sub>OS</sub> must be used.

$$R_{ILIM} = \frac{I_{OC} \times R_{DS(on)[max]}}{I_{SINK}} + \frac{V_{OS}}{I_{SINK}} \quad (\Omega)$$
(12)

where:

- $I_{SINK}$  is the current into the ILIM pin and is 8.6  $\mu$ A, minimum
- I<sub>OC</sub> is the overcurrent setpoint which is the DC output current plus one-half of the peak inductor current
- V<sub>OS</sub> is the overcurrent comparator offset and is 30 mV, maximum




Figure 3. Typical Current Limit Protection Waveforms



#### SYNCHRONIZING TO AN EXTERNAL SUPPLY

The TPS40052 can be synchronized to an external clock through the SYNC pin. Synchronization occurs on the falling edge of the SYNC signal. The synchronization frequency should be in the range of 20% to 30% higher than its programmed free-run frequency. The clock frequency at the SYNC pin replaces the master clock generated by the oscillator circuit. Pulling the SYNC pin low programs the TPS40052 to freely run at the frequency programmed by  $R_T$ .

The higher synchronization must be factored in when programming the PWM ramp generator circuit. If the PWM ramp is interrupted by the SYNC pulse, a UVLO condition is declared and the PWM becomes disabled. Typically this is of concern under low-line conditions only. In any case,  $R_{KFF}$  needs to be adjusted for the higher switching frequency. In order to specify the correct value for  $R_{KFF}$  at the synchronizing frequency, calculate a 'dummy' value for RT that would cause the oscillator to run at the synchronizing frequency. Do not use this value of RT in the design.

$$R_{T(dummy)} = \left(\frac{1}{f_{SYNC} \times 17.82 \times 10^{-6}} - 17\right) k\Omega$$
(13)

Use the value of R<sub>T(dummv)</sub> to calculate the value for R<sub>KFF</sub>.

$$R_{\text{KFF}} = \left(V_{\text{IN(min)}} - 3.5 \text{ V}\right) \times \left(58.14 \times R_{\text{T(dummy)}} + 1340\right) \Omega$$
(14)

This value of R<sub>KFF</sub> ensures that UVLO is not engaged when operating at the synchronization frequency.

•  $R_{T(dummv)}$  is in k $\Omega$ 

#### LOOP COMPENSATION

Voltage-mode buck-type converters are typically compensated using Type III networks. Since the TPS40052 includes no voltage feedforward control, the gain of the PWM modulator must be included. The modulator gain is described in Figure 4.

$$A_{MOD} = \frac{V_{IN}}{V_S}$$
 or  $A_{MOD(dB)} = 20 \times \log\left(\frac{V_{IN}}{V_S}\right)$  (15)

Duty dycle, D, varies from 0 to 1 as the control voltage,  $V_C$ , varies from the minimum ramp voltage to the maximum ramp voltage,  $V_S$ . Also, for a synchronous buck converter,  $D = V_O / V_{IN}$ . To get the control voltage to output voltage modulator gain in terms of the input voltage and ramp voltage,

$$D = \frac{V_O}{V_{IN}} = \frac{V_C}{V_S} \quad \text{or} \quad \frac{V_O}{V_C} = \frac{V_{IN}}{V_S}$$
(16)



## **APPLICATION INFORMATION**

#### **Calculate the Poles and Zeros**

For a buck converter using voltage mode control there is a double pole due to the output  $L-C_O$ . The double pole is located at the frequency calculated in equation (17).

$$f_{LC} = \frac{1}{2\pi \times \sqrt{L \times C_O}} \quad (Hertz)$$
(17)

There is also a zero created by the output capacitance, C<sub>O</sub>, and its associated ESR. The ESR zero is located at the frequency calculated in equation (18).

$$f_{Z} = \frac{1}{2\pi \times \text{ESR} \times \text{C}_{O}} \quad (\text{Hertz})$$
(18)

Calculate the value of  $R_{BIAS}$  to set the output voltage,  $V_{OUT}$ .

$$R_{BIAS} = \frac{V_{EA\_REF} \times R1}{V_{OUT} - V_{EA\_REF}} \Omega$$
(19)


The maximum crossover frequency (0 dB loop gain) is calculated in equation (20).

$$f_{\rm C} = \frac{f_{\rm SW}}{4} \quad ({\rm Hertz})$$
(20)


Typically,  $f_C$  is selected to be close to the midpoint between the L-C<sub>O</sub> double pole and the ESR zero. At this frequency, the control to output gain has a -2 slope (-40 dB/decade), while the Type III topology has a +1 slope (20 dB/decade), resulting in an overall closed loop -1 slope (-20 dB/decade).

Figure 5 shows the modulator gain, L-C filter, output capacitor ESR zero, and the resulting response to be compensated.





A Type III topology, shown in Figure 6, has two zero-pole pairs in addition to a pole at the origin. The gain and phase boost of a Type III topology is shown in Figure 7. The two zeros are used to compensate the  $L-C_O$  double pole and provide phase boost. The double pole is used to compensate for the ESR zero and provide controlled gain roll-off. In many cases the second pole can be eliminated and the amplifier's gain roll-off used to roll-off the overall gain at higher frequencies.








Figure 7. Type III Compensation Gain and Phase



# TPS40052

SLUS563C - AUGUST 2003 - REVISED FEBRUARY 2005

## **APPLICATION INFORMATION**

The poles and zeros for a type III network are described in equations (21).

$$f_{Z1} = \frac{1}{2\pi \times R2 \times C1} \quad (\text{Hertz}) \qquad f_{Z2} = \frac{1}{2\pi \times R1 \times C3} \quad (\text{Hertz}) \tag{21}$$

$$f_{P1} = \frac{1}{2\pi \times R2 \times C2}$$
 (Hertz)  $f_{P2} = \frac{1}{2\pi \times R3 \times C3}$  (Hertz)

The value of R1 is somewhat arbitraty, but influences other component values. A value between  $50k\Omega$  and  $100k\Omega$  usually yields reasonable values.

The unity gain frequency is described in equation (22)

$$f_{\rm C} = \frac{1}{2\pi \times \text{R1} \times \text{C2} \times \text{G}} \quad (\text{Hertz})$$
(22)

where G is the reciprocal of the modulator gain at  $f_{C}$ .

The modulator gain as a function of frequency at f<sub>C</sub>, is described in equation (23).

AMOD(f) = AMOD × 
$$\left(\frac{f_{LC}}{f_C}\right)^2$$
 and G =  $\frac{1}{AMOD(f)}$  (23)

#### Minimum Load Resistance

Care must be taken not to load down the output of the error amplifier with the feedback resistor, R2, that is too small. The error amplifier has a finite output source and sink current which must be considered when sizing R2. Too small a value does not allow the output to swing over its full range.

$$R2_{(MIN)} = \frac{V_{C (max)}}{I_{SOURCE (min)}} = \frac{3.45 \text{ V}}{2 \text{ mA}} = 1725 \Omega$$
(24)

## CALCULATING THE BOOST AN BP10 BYPASS CAPACITOR

.,

,

The BOOST capacitance provides a local, low impedance source for the high-side driver. The BOOST capacitor should be a good quality, high-frequency capacitor. The size of the bypass capacitor depends on the total gate charge of the MOSFET and the amount of droop allowed on the bypass capacitor. The BOOST capacitance is described in equation (25).

$$C_{BOOST} = \frac{Q_g}{\Delta V}$$
 (Farads) (25)

The 10-V reference pin, BP10V needs to provide energy for both the synchronous MOSFET and the high-side MOSFET via the BOOST capacitor. Neglecting any efficiency penalty, the BP10V capacitance is described in equation (26).

$$C_{BP10} = \frac{\left(Q_{gHS} + Q_{gSR}\right)}{\Delta V} \quad (Farads)$$
(26)



## dv/dt Induced Turn-on

MOSFETs are susceptible to dv/dt turn-on particularly in high-voltage (V<sub>DS</sub>) applications. The turn-on is caused by the capacitor divider that is formed by C<sub>GD</sub> and C<sub>GS</sub>. High dv/dt conditions and drain-to-source voltage, on the MOSFET causes current flow through C<sub>GD</sub> and causes the gate-to-source voltage to rise. If the gate-to-source voltage rises above the MOSFET threshold voltage, the MOSFET turns on, resulting in large shoot-through currents. Therefore, the SR MOSFET should be chosen so that the C<sub>GD</sub> capacitance is smaller than the C<sub>GS</sub> capacitance.

## **High Side MOSFET Power Dissipation**

The power dissipated in the external high-side MOSFET is comprised of conduction and switching losses. The conduction losses are a function of the  $I_{RMS}$  current through the MOSFET and the  $R_{DS(on)}$  of the MOSFET. The high-side MOSFET conduction losses are defined by equation (27).

$$P_{COND} = (I_{RMS})^{2} \times R_{DS(on)} \times (1 + TC_{R} \times [T_{J} - 25])$$
 (Watts) (27)

where:

TC<sub>R</sub> is the temperature coefficient of the MOSFET R<sub>DS(on)</sub>

The TC<sub>R</sub> varies depending on MOSFET technology and manufacturer but is typically ranges between .0035 ppm/°C and .010 ppm/°C.

The I<sub>RMS</sub> current for the high side MOSFET is described in equation (28).

$$I_{RMS} = I_{O} \times \sqrt{d} \quad (Amperes_{RMS}) \tag{28}$$

The switching losses for the high-side MOSFET are described in equation (29).

$$\mathsf{P}_{\mathsf{SW}(\mathsf{fsw})} = \left(\mathsf{V}_{\mathsf{IN}} \times \mathsf{I}_{\mathsf{OUT}} \times \mathsf{t}_{\mathsf{SW}}\right) \times \mathsf{f}_{\mathsf{SW}} \quad \text{(Watts)} \tag{29}$$

where:

- I<sub>O</sub> is the DC output current
- t<sub>SW</sub> is the switching rise time, typically < 20 ns
- f<sub>SW</sub> is the switching frequency

Typical switching waveforms are shown in Figure 8.



# TPS40052

SLUS563C - AUGUST 2003 - REVISED FEBRUARY 2005




Figure 8. Inductor Current and SW Node Waveforms

The maximum allowable power dissipation in the MOSFET is determined by equation (30).

$$\mathsf{P}_{\mathsf{T}} = \frac{\left(\mathsf{T}_{\mathsf{J}} - \mathsf{T}_{\mathsf{A}}\right)}{\theta_{\mathsf{J}\mathsf{A}}} \quad \text{(Watts)} \tag{30}$$

where:

$$P_{T} = P_{COND} + P_{SW(fsw)} \quad (Watts)$$
(31)

and  $\theta_{JA}$  is the package thermal impedance.

## Synchronous Rectifier MOSFET Power Dissipation

The power dissipated in the synchronous rectifier MOSFET is comprised of three components:  $R_{DS(on)}$  conduction losses, body diode conduction losses, and reverse recovery losses.  $R_{DS(on)}$  conduction losses can be found using equation (27) and the RMS current through the synchronous rectifier MOSFET is described in equation (32).

$$I_{RMS} = I_{O} \times \sqrt{1 - d} \quad (Amperes_{RMS})$$
(32)

The body-diode conduction losses are due to forward conduction of the body diode during the anti–cross conduction delay time. The body diode conduction losses are described by equation (33).

$$P_{DC} = 2 \times I_{O} \times V_{F} \times t_{DELAY} \times f_{SW} \quad (Watts)$$
(33)

where:

- V<sub>F</sub> is the body diode forward voltage
- t<sub>DELAY</sub> is the total delay time just before the SW node rises.



The 2-multiplier is used because the body-diode conducts twice each cycle (once on the rising edge and once on the falling edge). The reverse recovery losses are due to the time it takes for the body diode to recovery from a forward bias to a reverse blocking state. The reverse recovery losses are described in equation (34).

$$P_{RR} = 0.5 \times Q_{RR} \times V_{IN} \times f_{SW} \quad (Watts)$$
(34)

where:

Q<sub>RR</sub> is the reverse recovery charge of the body diode

The total synchronous rectifier MOSFET power dissipation is described in equation (35).

$$P_{SR} = P_{DC} + P_{RR} + P_{COND} \quad (Watts)$$
(35)

#### **TPS40052 POWER DISSIPATION**

The power dissipation in the TPS40052 is largely dependent on the MOSFET driver currents and the input voltage. The driver current is proportional to the total gate charge, Qg, of the external MOSFETs. Driver power (neglecting external gate resistance, refer to [2] can be calculated from equation (36).

$$P_{D} = Q_{g} \times V_{DR} \times f_{SW} \quad (Watts)$$
(36)

And the total power dissipation in the TPS40052, assuming the same MOSFET is selected for both the high-side and synchronous rectifier is described in equation (37).

$$\mathsf{P}_{\mathsf{T}} = \left(\frac{2 \times \mathsf{P}_{\mathsf{D}}}{\mathsf{V}_{\mathsf{D}\mathsf{R}}} + \mathsf{I}_{\mathsf{Q}}\right) \times \mathsf{V}_{\mathsf{IN}} \quad (\mathsf{Watts})$$
(37)

or

$$P_{T} = (2 \times Q_{g} \times f_{SW} + I_{Q}) \times V_{IN} \quad (Watts)$$
(38)

where:

I<sub>Q</sub> is the quiescent operating current (neglecting drivers)

The maximum power capability of the device's PowerPad package is dependent on the layout as well as air flow. The thermal impedance from junction to air, assuming 2 oz. copper trace and thermal pad with solder and no air flow.

 $\theta_{JA} = 36.51^{\circ}C/W$ 

The maximum allowable package power dissipation is related to ambient temperature by equation (30). Substituting equation (38) into equation (37) and solving for  $f_{SW}$  yields the maximum operating frequency for the TPS4005x. The result is described in equation (39).

$$f_{SW} = \frac{\left(\left[\frac{(T_J - T_A)}{(\theta_{JA} \times V_{DD})}\right] - I_Q\right)}{(2 \times Q_g)} \quad (Hz)$$
(39)



# TPS40052

# LAYOUT CONSIDERATIONS

## The PowerPAD<sup>™</sup> package

The PowerPAD package provides low thermal impedance for heat removal from the device. The PowerPAD derives its name and low thermal impedance from the large bonding pad on the bottom of the device. For maximum thermal performance, the circuit board must have an area of solder-tinned-copper underneath the package. The dimensions of this area depends on the size of the PowerPAD package. For a 16-pin TSSOP (PWP) package the area is 5 mm x 3.4 mm [3].

Thermal vias connect this area to internal or external copper planes and should have a drill diameter sufficiently small so that the via hole is effectively plugged when the barrel of the via is plated with copper. This plug is needed to prevent wicking the solder away from the interface between the package body and the solder-tinned area under the device during solder reflow. Drill diameters of 0.33 mm (13 mils) works well when 1-oz copper is plated at the surface of the board while simultaneously plating the barrel of the via. If the thermal vias are not plugged when the copper plating is performed, then a solder mask material should be used to cap the vias with a diameter equal to the via diameter of 0.1 mm minimum. This capping prevents the solder from being wicked through the thermal vias and potentially creating a solder void under the package. Refer to *PowerPAD Thermally Enhanced Package*<sup>[3]</sup> and the mechanical illustration at the end of this document for more information on the PowerPAD package.




Figure 9. PowerPAD Dimensions

## **MOSFET Packaging**

MOSFET package selection depends on MOSFET power dissipation and the projected operating conditions. In general, for a surface-mount applications, the DPAK style package provides the lowest thermal impedance  $(\theta_{JA})$  and, therefore, the highest power dissipation capability. However, the effectiveness of the DPAK depends on proper layout and thermal management. The  $\theta_{JA}$  specified in the MOSFET data sheet refers to a given copper area and thickness. In most cases, a lowest thermal impedance of 40°C/W requires one square inch of 2-ounce copper on a G–10/FR–4 board. Lower thermal impedances can be achieved at the expense of board area. Please refer to the selected MOSFET's data sheet for more information regarding proper mounting.

## LAYOUT CONSIDERATIONS

#### **Grounding and Circuit Layout Considerations**

The TPS4005x provides separate signal ground (SGND) and power ground (PGND) pins. It is important that circuit grounds are properly separated. Each ground should consist of a plane to minimize its impedance if possible. The high power *noisy* circuits such as the output, synchronous rectifier, MOSFET driver decoupling capacitor (BP10), and the input capacitor should be connected to PGND plane at the input capacitor.

Sensitive nodes such as the FB resistor divider,  $R_T$ , and ILIM should be connected to the SGND plane. The SGND plane should only make a single point connection to the PGND plane.

Component placement should ensure that bypass capacitors (BP10 and BP5) are located as close as possible to their respective power and ground pins. Also, sensitive circuits such as FB, RT and ILIM should not be located near high dv/dt nodes such as HDRV, LDRV, BOOST, and the switch node (SW).

The SW pin Schottky diode, D2 in Figure 10, should be placed close to the TPS40052 with short, wide traces to pins 9 and 12.



## DESIGN EXAMPLE

- Input Voltage: 10 Vdc to 14.4 Vdc
- Output voltage: 1.25 V  $\pm$ 1% (1.2375  $\leq$  V<sub>O</sub>  $\leq$ 1.2625)
- Output current: 8 A (maximum, steady state), 10 A (surge, 10ms duration, 10% duty cycle maximum)
- Output ripple: 33 mV<sub>P-P</sub> at 8 A
- Output load response: 0.1 V => 10% to 90% step load change, from 1 A to 7 A
- Operating temperature: -40°C to 85°C
- f<sub>SW</sub>=170 kHz

## 1. Calculate maximum and minimum duty cycles

$$d_{MIN} = \frac{V_{O(min)}}{V_{IN(max)}} = \frac{1.2375}{14.4} = 0.086 \quad d_{MAX} = \frac{V_{O(max)}}{V_{IN(min)}} = \frac{1.2625}{10} = 0.126$$
(40)

#### 2. Select switching frequency

The switching frequency is based on the minimum duty cycle ratio and the propagation delay of the current limit comparator. In order to maintain current limit capability, the on time of the upper MOSFET, t<sub>ON</sub>, must be greater than 400 ns (see Electrical Characteristics table). Therefore

$$\frac{V_{O(min)}}{V_{IN(max)}} = \frac{t_{ON}}{T_{SW}} \quad \text{or}$$

$$\frac{1}{T_{SW}} = f_{SW} = \left(\frac{\left(\frac{V_{O(min)}}{V_{IN(max)}}\right)}{T_{ON}}\right)$$
(42)

Using 450 ns to provide margin,

$$f_{SW} = \frac{0.086}{450 \text{ ns}} = 191 \text{ kHz}$$
(43)

Since the oscillator can vary by 10%, decrease f<sub>SW</sub>, by 10%

 $f_{SW} = 0.9 \times 191 \text{ kHz} = 172 \text{ kHz}$ 

and therefore choose a frequency of 170 kHz.

#### 3. Select $\Delta I$

In this case  $\Delta I$  is chosen so that the converter enters discontinuous mode at 20% of nominal load.

$$\Delta I = I_{O} \times 2 \times 0.2 = 8 \times 2 \times 0.2 = 3.2 \text{ A}$$
(44)



## **DESIGN EXAMPLE**

#### 4. Calculate the power losses

Power losses in the high-side MOSFET (Si7860DP) at 14.4-V<sub>IN</sub> where switching losses dominate can be calculated from equation (29).

$$I_{RMS} = I_O \times \sqrt{d} = 8 \times \sqrt{0.086} = 2.35 \text{ A}$$
 (45)

substituting (28) into (27) yields

$$P_{\text{COND}} = 2.35^2 \times 0.008 \times (1 + 0.007 \times (150 - 25)) = 0.083 \text{ W}$$
(46)

and from equation (29), the switching losses can be determined.

$$\mathsf{P}_{\mathsf{SW}(\mathsf{fsw})} = \left(\mathsf{V}_{\mathsf{IN}} \times \mathsf{I}_{\mathsf{O}} \times \mathsf{t}_{\mathsf{SW}}\right) \times \mathsf{f}_{\mathsf{SW}} = 14.4 \text{ V} \times 8 \text{ A} \times 20 \text{ ns} \times 170 \text{ kHz} = 0.39 \text{ W}$$
(47)

The MOSFET junction temperature can be found by substituting equation (31) into equation (30)

$$T_{J} = (P_{COND} + P_{SW}) \times \theta_{JA} + T_{A} = (0.083 + 0.39) \times 40 + 85 = 90^{\circ}C$$
(48)

#### 5. Calculate synchronous rectifier losses

The synchronous rectifier MOSFET has two loss components, conduction, and diode reverse recovery losses. The conduction losses are due to  $I_{RMS}$  losses as well as body diode conduction losses during the dead time associated with the anti-cross conduction delay.

The I<sub>RMS</sub> current through the synchronous rectifier from (32)

$$I_{\rm RMS} = I_{\rm O} \times \sqrt{1 - d} = 8 \times \sqrt{1 - 0.126} = 7.48 \,A_{\rm RMS}$$
(49)

The synchronous MOSFET conduction loss from (27) is:

$$P_{\text{COND}} = 7.48^2 \times 0.008 \times (1 + 0.007(150 - 25)) = 0.83 \text{ W}$$
(50)

The body diode conduction loss from (33) is:

$$P_{DC} = 2 \times I_{O} \times V_{FD} \times t_{DELAY} \times f_{SW} = 2 \times 8.0 \text{ A} \times 0.8 \text{ V} \times 100 \text{ ns} \times 170 \text{ kHz} = 0.218$$
(51)

The body diode reverse recovery loss from (34) is:

$$P_{RR} = 0.5 \times Q_{RR} \times V_{IN} \times f_{SW} = 0.5 \times 30 \text{ nC} \times 14.4 \text{ V} \times 170 \text{ kHz} = 0.037 \text{ W}$$
(52)

The total power dissipated in the synchronous rectifier MOSFET from (35) is:

$$P_{SR} = P_{RR} + P_{COND} + P_{DC} = 0.037 + 0.83 + 0.218 = 1.085 W$$
 (53)

The junction temperature of the synchronous rectifier at 85°C is:

$$T_J = P_{SR} \times \theta_{JA} + T_A = (1.085) \times 40 + 85 = 128^{\circ}C$$
 (54)

In typical applications, paralleling the synchronous rectifier MOSFET with a Schottky rectifier increases the overall converter efficiency by approximately 2% due to the lower power dissipation during the body diode conduction and reverse recovery periods.



## **DESIGN EXAMPLE**

#### 6. Calculate the inductor value

The inductor value is calculated from equation (2).

$$L = \frac{(14.4 - 1.25 \text{ V}) \times 1.25 \text{ V}}{14.4 \text{ V} \times 3.2 \text{ A} \times 170 \text{ kHz}} = 2.1 \,\mu\text{H}$$
(55)

A 2.9-µH Coev DXM1306–2R9 or 2.6-µH Panasonic ETQ–P6F2R9LFA can be used.

#### 7. Setting the switching frequency

The clock frequency is set with a resistor ( $R_T$ ) from the RT pin to ground. The value of  $R_T$  can be found from equation (1), with  $f_{SW}$  in kHz.

$$R_{T} = \left(\frac{1}{f_{SW} \times 17.82 \times 10^{-6}} - 23\right) k\Omega = 307 k\Omega \quad \therefore \text{ use } 309 k\Omega$$
(56)

#### 8. Calculating the output capacitance (C<sub>O</sub>)

In this example the output capacitance is determined by the load response requirement of  $\Delta V = 0.1$  V for a 1 A to 7 A step load. C<sub>O</sub> can be calculated using (8)

$$C_{O} = \frac{2.9 \,\mu \times \left( (8 \,\text{A})^{2} - (1 \,\text{A})^{2} \right)}{\left( (1.25)^{2} - (1.15)^{2} \right)} = 761 \,\mu\text{F}$$
(57)

Using (3) we can calculate the ESR required to meet the output ripple requirements.

$$33 \text{ mV} = 3.2 \text{ A} \left( \text{ESR} + \frac{1}{8 \times 761 \, \mu\text{F} \times 170 \, \text{kHz}} \right)$$
(58)

(59)

$$\mathsf{ESR}\,=\,10.3\,\mathsf{m}\Omega\,-\,1.0\,\mathsf{m}\Omega\,=\,9.3\,\mathsf{m}\Omega$$

For this design example two (2) Panasonic SP EEFUEOD471R capacitors, (2.0 V, 470 μF, 12 mΩ) are used.

#### 9. Calculate the soft-start capacitor (C<sub>SS</sub>)

This design requires a soft-start time (t<sub>START</sub>) of 1 ms. C<sub>SS</sub> can be calculated on (10)

$$C_{SS} = \frac{2.3 \,\mu A}{0.7 \,V} \times 1 \,\text{ms} = 3.29 \,\text{nF} = 3300 \,\text{pF} \tag{60}$$



#### **DESIGN EXAMPLE**

#### 10. Calculate the current limit resistor (RILIM)

The current limit set point depends on t<sub>START</sub>, V<sub>O</sub>,C<sub>O</sub> and I<sub>LOAD</sub> at start-up as shown in equation (11). For this design,

$$I_{\text{LIM}} > \frac{940 \ \mu\text{F} \times 1.25 \ \text{V}}{1 \ \text{ms}} + 8.0 \ \text{A} = 9.2 \ \text{A} \tag{61}$$

For this design, set  $I_{LIM}$  for 11.0 A<sub>DC</sub> minimum. From equation (12), with  $I_{OC}$  equal to the DC output surge current plus one-half the ripple current of 3.2 A and  $R_{DS(on)}$  is increased 30% (1.3 \* 0.008) to allow for MOSFET heating.

$$\mathsf{R}_{\mathsf{ILIM}} = \frac{12.6 \,\mathsf{A} \times 0.0104\Omega}{8.6 \,\mu\mathsf{A}} + \frac{(0.03)}{8.6 \,\mu\mathsf{A}} = 15.24 \,\mathsf{k}\Omega - 3.5 \,\mathsf{k}\Omega = 11.74 \,\mathsf{k}\Omega \cong 11.8 \,\Omega \tag{62}$$

#### 11. Calculate loop compensation values

Calculate the DC modulator gain (A<sub>MOD</sub>) from equation (15)

$$A_{MOD} = \frac{12}{2} = 6.0$$
  $A_{MOD(dB)} = 20 \times \log(6) = 15.6 \text{ dB}$  (63)

Calculate the output filter L-C<sub>O</sub> poles and C<sub>O</sub> ESR zeros from (17) and (18)

$$f_{LC} = \frac{1}{2\pi\sqrt{L \times C_O}} = \frac{1}{2\pi\sqrt{2.9 \ \mu H \times 940 \ \mu F}} = 3.05 \ \text{kHz}$$
(64)

and

$$f_{Z} = \frac{1}{2\pi \times \text{ESR} \times \text{C}_{\text{O}}} = \frac{1}{2\pi \times 0.006 \times 940 \,\mu\text{F}} = 28.2 \,\text{kHz}$$
(65)

Select the close-loop 0 dB crossover frequency,  $f_C$ . For this example  $f_C = 20$  kHz.

Select the double zero location for the Type III compensation network at the output filter double pole at 3.05 kHz. Select the double pole location for the Type III compensation network at the output capacitor ESR zero at 28.2 kHz.

The amplifier gain at the crossover frequency of 20 kHz is determined by the reciprocal of the modulator gain AMOD at the crossover frequency from equation (23).

$$A_{\text{MOD}(f)} = A_{\text{MOD}} \times \left(\frac{f_{\text{LC}}}{f_{\text{C}}}\right)^2 = 6 \times \left(\frac{3.05 \text{ kHz}}{20 \text{ kHz}}\right)^2 = 0.14$$
(66)

And also from equation (23).

$$G = \frac{1}{A_{MOD(f)}} = \frac{1}{0.14} = 7.14$$
(67)

Choose R1 = 100 k $\Omega$ 



#### **DESIGN EXAMPLE**

The poles and zeros for a type III network are described in equations (21) and (22).

$$f_{Z2} = \frac{1}{2\pi \times R1 \times C3} \therefore C3 = \frac{1}{2\pi \times 100 \text{ k}\Omega \times 3.05 \text{ kHz}} = 522 \text{ pF}, \text{ choose 560 pF}$$
(68)

$$f_{P2} = \frac{1}{2\pi \times R3 \times C3} \therefore R3 = \frac{1}{2\pi \times 560 \text{ pF} \times 28.2 \text{ kHz}} = 10.08 \text{ k}\Omega, \text{ choose 10 k}\Omega$$
(69)

$$f_{C} = \frac{1}{2\pi \times R1 \times C2 \times G} \therefore C2 = \frac{1}{2\pi \times 100 \text{ k}\Omega \times 7.14 \times 20 \text{ kHz}} = 11.1 \text{ pF}, \text{ choose 10 pF}$$
(70)

$$f_{P1} = \frac{1}{2\pi \times R2 \times C2} \therefore R2 = \frac{1}{2\pi \times 10 \text{ pF} \times 28.2 \text{ kHz}} = 564 \text{ k}\Omega, \text{ choose } 562 \text{ k}\Omega$$
(71)

$$f_{Z1} = \frac{1}{2\pi \times R2 \times C1} \therefore C1 = \frac{1}{2\pi \times 562 \text{ k}\Omega \times 3.05 \text{ kHz}} = 92.9 \text{ pF}, \text{ choose 100 pF}$$
 (72)

Calculate the value of R<sub>BIAS</sub> from equation (17) with R1 = 100 k $\Omega$ . Since the output of 1.25-V is within the EA\_REF input specification of 0.5 V to 1.5 V, an R<sub>BIAS</sub> resistor is not required.

#### CALCULATING THE BOOST AND BP10V BYPASS CAPACITANCE

The size of the bypass capacitor depends on the total gate charge of the MOSFET being used and the amount of droop allowed on the bypass cap. The BOOST capacitance for the Si7860DP, allowing for a 0.5 voltage droop on the BOOST pin from equation (25) is:

$$C_{BOOST} = \frac{Q_g}{\Delta V} = \frac{18 \text{ nC}}{0.5 \text{ V}} = 36 \text{ nF}$$
 (73)

and the BP10V capacitance from (26) is

$$C_{BP(10 V)} = \frac{Q_{gHS} + Q_{gSR}}{\Delta V} = \frac{2 \times Q_g}{\Delta V} = \frac{36 \text{ nC}}{0.5 \text{ V}} = 72 \text{ nF}$$
 (74)

For this application, a  $0.1-\mu$ F capacitor is used for the BOOST bypass capacitor and a  $1.0-\mu$ F capacitor is used for the BP10V bypass.

Figure 10 shows component selection for the 10-V to 14.4-V to 1.25-V at 8 A dc-to-dc converter specified in the design example.


#### REFERENCES

- 1. Balogh, Laszlo, *Design and Application Guide for High Speed MOSFET Gate Drive Circuits*, Texas Instruments/Unitrode Corporation, Power Supply Design Seminar, SEM–1400 Topic 2.
- 2. *PowerPAD Thermally Enhanced Package* Texas Instruments, Semiconductor Group, Technical Brief: TI Literature No. SLMA002



# **TPS40052**

SLUS563C - AUGUST 2003 - REVISED FEBRUARY 2005



UDG-03100

Figure 10. 12-V to 1.25-V at 8-A DC-to-DC Converter (DDR) Design Example



# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



	*All	dimensions	are	nominal
--	------	------------	-----	---------


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40052PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40052PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0



www.ti.com

5-Jan-2022

## TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS40052PWP	PWP	HTSSOP	16	90	530	10.2	3600	3.5

# **GENERIC PACKAGE VIEW**

## **PWP 16**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# **PWP0016C**



# **PACKAGE OUTLINE**

# **PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



# **PWP0016C**

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



# **PWP0016C**

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated