







ZHCSM86C - OCTOBER 2020 - REVISED SEPTEMBER 2021

TPS37 具有可编程检测和复位延迟功能的宽 V_{IN} 65V 双通道过压和欠压(OV 和 UV)检测器

1 特性

TEXAS

INSTRUMENTS


- 宽电源电压范围:2.7V 至 65V
- SENSE 和 RESET 引脚为 65V 等级
- 低静态电流:1µA(典型值)
- 灵活而广泛的电压阈值选项

表 13-1

- 2.7V 至 36V (最高精度 1.5%)
- 800mV 选项(最高精度 1%)
- 内置迟滞 (V_{HYS})
 - 百分比选项: 2% 至 13%(阶跃 1%)
 - 固定选项: V_{тн} < 8V = 0.5V、1V、1.5V、</p> 2V、2.5V
- 可编程复位延时时间
 - 10nF = 12.8ms, 10µF = 12.8s
- 可编程检测延时时间
- 10nF = 1.28ms、10µF = 1.28s
- 手动复位 (MR) 特性
- 输出复位锁存特性
- 输出拓扑:开漏或推挽

2 应用

- 模拟输入模块 •
- CPU (PLC 控制器) ٠
- 伺服驱动器控制模块
- 伺服驱动器功率级模块 ٠
- 伺服驱动器功能安全模块
- HVAC 阀门和传动器控制



3 说明

TPS37 是一系列宽输入范围和低静态电流窗口监控 器,用于快速检测过压 (OV) 和欠压 (UV) 条件。每个 器件都包括一个精密内部基准、两个独立且可配置的电 压比较器和集成电阻分压器。TPS37 可以直接连接到 并监控各种工业应用中的 12V/24V 电源轨,包括工厂 自动化、电机驱动器、楼宇自动化等应用。SENSE 引 脚上的内置迟滞可在监测电源电压轨时防止出现错误的 复位信号。

通过单独的 VDD 和 SENSE 引脚,可实现高可靠性 系统所需的冗余。SENSE 已从 VDD 去耦,可以监控 高于和低于 VDD 的电压。SENSE 引脚的高阻抗输入 支持使用可选的外部电阻器。通过 CTSx 和 CTRx 引 脚,可以对 RESET 信号的上升沿和下降沿进行延迟调 整。此外,CTSx 可忽略受监控电压轨上的电压干扰, 从而充当去抖动器;CTRx 具有手动复位 (MR) 的作 用,可用于强制系统复位。

TPS37 采用 WSON 或 SOT-23 封装。根据 IEC60664 中的指南,中心垫片是不导电的,以增加 VDD 和 GND 之间的爬电距离。TPS37 的工作温度范围为 -40°C 至 +125°C T_A。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
TPS37	WSON (10) (DSK)	2.5mm × 2.5mm
TPS37	SOT-23 (14) (DYY) ⁽²⁾	4.1 mm × 1.9 mm

有关封装详细信息,请参阅数据表末尾的机械制图附录。 (1) 产品预发布

(2)








Table of Contents

1 特性	
2 应用	
3 说明	
4 Revision History	
5 Device Comparison	
6 Pin Configuration and Functions	
7 Specifications	
7.1 Absolute Maximum Ratings	
7.2 ESD Ratings	
7.3 Recommended Operating Conditions	
7.4 Thermal Information	6
7.5 Electrical Characteristics	7
7.6 Timing Requirements	9
7.7 Timing Diagrams	
7.8 Typical Characteristics	12
8 Detailed Description	15
8.1 Overview	15
8.2 Functional Block Diagram	
8.3 Feature Description	1 <mark>6</mark>

9 Device Functional Modes	24
10 Application and Implementation	25
10.1 Adjustable Voltage Thresholds	25
10.2 Application Information	26
11 Power Supply Recommendations	28
11.1 Power Dissipation and Device Operation	28
12 Layout	
12.1 Layout Guidelines	
12.2 Layout Example	
12.3 Creepage Distance	
13 Device and Documentation Support	
13.1 Device Nomenclature	
13.2 支持资源	
13.3 Trademarks	
13.4 Electrostatic Discharge Caution	
13.5 术语表	
14 Mechanical, Packaging, and Orderable	
Information	32

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

C	nanges from Revision B (January 2021) to Revision C (September 2021)	Page
•	更新了数据表的标题并删除了器件型号中的"x"	1
•	更新了应用类型、典型 I _{DD} 与 V _{DD} 曲线,并添加了 DYY 封装作为产品预发布	1
•	Edited Device Comparison Table and added DYY package	
•	Edited DSK package figure, added DYY package figure and updated Pin Functions Table	
•	Added SENSEx undervoltage (UV) and overvoltage (OV) timing diagrams	
•	Updated the typical characteristic curves	
•	Updated Functional Block Diagram	
•	Edited both Power Cycle figures (SENSE Outside and With in Nominal Voltage)	16
•	Moved Common Hysteresis Lookup Table to SENSE Hysteresis section and added hysteresis example	
•	Added min and max reset time delay equations	
•	Added min and max sense time delay equations	
•	Edited manual reset (MR) timing diagram	
•	Updated Table 9-2 description from "Undervoltage" to "Overvoltage"	24
•	Added equation to solve for R1 and schematic figure	
•	Updated layout guidelines and example drawing. Added DYY example drawing	
С	nanges from Revision A (November 2020) to Revision B (January 2021)	Page
•	APL 更新	
•	Edited both Power Cycle figures (SENSE Outside and Within Nominal Voltage)	
•	Corrected the Hysteresis titles for both Undervoltage figures.	
•	Corrected Channel 1 of TPS37E from Open-Drain Low to Open-Drain High in Output Logic table	
•	Added reset time delay discharge guideline	
•	Added reset time delay discharge guideline	
•	Added Device Functional Modes tables	
•	Added correct Package Outline figure	32

Changes from Revision * (October 2020) to Revision A (November 2020)


Page

ADVANCE INFORMATION



5 Device Comparison


Contact TI sales representatives or consult TI's E2E forum for details and availability; minimum order quantities may apply.



- 1. Sense logic: OV = overvoltage; UV = undervoltage
- 2. Reset topology: PP = Push-Pull; OD = Open-Drain
- 3. Reset logic: L = Active-Low; H = Active-High
- 4. A to I hysteresis options are only available for 2.9 V to 9 V threshold options
- 5. Product Preview (DYY) package



6 Pin Configuration and Functions



TPS37 (Top View) PRODUCT PREVIEW



表 6-1. Pin Functions

PIN	WSON (DSK)	SOT23 (DYY)	1/0	衣 6-1. PIN FUNCTIONS		
NAME	PIN NUM.	PIN NUM.	0	DESCRIPTION		
VDD	1	1	I	Input Supply Voltage: Bypass with a 0.1 µF capacitor to GND.		
SENSE1	2	3	I	This pin is connected to the voltage that will be monitored for fixed variants or to a resistor divider for the adjustable variant. When the voltage on SENSE1 pin transitions above the upper threshold voltage of V_{IT+} , RESET1/RESET1 asserts after the sense time delay, set by CTS1. When the voltage on the SENSE1 pin transitions below the upper threshold voltage of V_{IT+} - V_{HYS} , RESET1/RESET1 deasserts after the reset time delay, set by CTR1. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance.		
SENSE2	3	4	I	pin is connected to the voltage that will be monitored for fixed variants or to a resistor divider for adjustable variant. When the voltage on SENSE2 pin transitions below the lower threshold volta $_{T-}$, $\overline{RESET2}/RESET2$ asserts after the sense time delay, set by CTS2. When the voltage on the SE2 pin transitions above the lower threshold voltage of V _{IT-} + V _{HYS} , $\overline{RESET2}/RESET2$ deasse the reset time delay, set by CTR2. For noisy applications, placing a 10 nF to 100 nF ceramic citor close to this pin may be needed for optimum performance.		
RESET1/ RESET1	4	6	0	ut Reset Signal For Channel 1: See 节 5 for output topology options. RESET1/RESET1 asserts a SENSE1 rises outside of the upper voltage threshold. RESET1/RESET1 remains asserted for eset time delay period after SENSE1 transitions out of an overvoltage (OV) fault condition. For e low open-drain reset output, an external pullup resistor is required. Do not place external pullup tors on push-pull outputs. et output signal for: SENSE1 ing Topology: Overvoltage (OV) ut topology: Open Drain or Push Pull, Active Low or Active High		
RESET2/ RESET2	5	7	0	Output Reset Signal For Channel 2: See 节 5 for output topology options. RESET2/RESET2 asserts when SENSE2 falls outside of the lower voltage threshold. RESET2/RESET2 remains asserted for the reset time delay period after SENSE2 transitions out of an undervoltage (UV) fault condition. For active low open-drain reset output, an external pullup resistor is required. Reset output signal for: SENSE2 Sensing Topology: Undervoltage (UV) Output topology: Open Drain, Active Low or Active High		
CTR1/ MR	6	9	-	Channel 1 RESET Time Delay: User-programmable reset time delay for RESET1/RESET1. Connect an external capacitor for adjustable time delay or leave the pin floating for the shortest delay. Manual Reset: If this pin is driven low, the RESET1/RESET1 output will reset and become asserted. The pin can be left floating or be connected to a capacitor. This pin should not be driven high.		
CTR2/ MR	9	12	-	Channel 2 RESET Time Delay: User-programmable reset time delay for RESET2/RESET2. Connect an external capacitor for adjustable time delay or leave the pin floating for the shortest delay. Manual Reset: If this pin is driven low, the RESET2/RESET2 output will reset and become asserted. The pin can be left floating or be connected to a capacitor. This pin should not be driven high.		
GND	10	8, 13	-	Ground. All GND pins must be electrically connected to the board ground.		
NC	PAD	2, 5, 14	-	The PAD for the DSK package is not internally connected, the PAD can be connected to GND or be left floating. For the DYY package, NC stands for "No Connect". The pins are to be left floating.		
CTS1	7	10	ο	Channel 1 SENSE Time Delay: Capacitor programmable sense delay: CTS1 pin offers a user- adjustable sense delay time when asserting a reset condition. Connecting this pin to a ground- referenced capacitor sets the RESET1/RESET1 delay time to assert.		
CTS2	8	11	ο	Channel 2 SENSE Time Delay: Capacitor programmable sense delay: CTS2 pin offers a user- adjustable sense delay time when asserting a reset condition. Connecting this pin to a ground- referenced capacitor sets the RESET2/RESET2 delay time to assert.		

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted (1)

		MIN	MAX	UNIT
Voltage	$VDD, V_{SENSE1}, V_{SENSE2}, V_{RESET1}, V_{RESET2}, V_{RESET1}, V_{RESET2}$	-0.3	70	
Voltage	V _{CTS1} , V _{CTS2} , V _{CTR1} , V _{CTR2}	-0.3	6	
Current	IRESET1, IRESET2, IRESET1, IRESET2		10	mA
Temperature ⁽²⁾	Operating junction temperature, T _J	-40	150	°C
Temperature ⁽²⁾	Operating Ambient temperature, T _A	-40	150	°C
Temperature ⁽²⁾	Storage, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

7.2 ESD Ratings

			VALUE	UNIT
	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000	V
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right)}$	± 750	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Voltage	V _{DD}	2.7	65	V
Voltage	$V_{SENSE1}, V_{SENSE2}, V_{RESET1}, V_{RESET2}, V_{\overline{RESET1}}, V_{\overline{RESET2}}$	0	65	V
Voltage	V _{CTS1} , V _{CTS2} , V _{CTR1} , V _{CTR2}	0	5.5	V
Current	I _{RESET1} , I _{RESET2} , I _{RESET1} , I _{RESET2}	0	±5	mA
TJ	Junction temperature (free air temperature)	-40	125	°C

7.4 Thermal Information

		TPS37	
	THERMAL METRIC ⁽¹⁾	DSK	UNIT
		10-PIN	
R _{0JA}	Junction-to-ambient thermal resistance	87.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	76.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	54.2	°C/W
Ψյт	Junction-to-top characterization parameter	4.8	°C/W
Ψјв	Junction-to-board characterization parameter	54.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	34.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.5 Electrical Characteristics

At $V_{DD(MIN)} \le V_{DD} \le V_{DD (MAX)}$, CTR1/ \overline{MR} = CTR2/ \overline{MR} = CTS1 = CTS2 = open, output reset pull-up resistor R_{PU} = 10 k Ω , voltage V_{PU} = 5.5 V, and load C_{LOAD} = 10 pF. The operating free-air temperature range T_A = -40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and VDD = 16 V and V_{IT} = 6.5 V (V_{IT} refers to V_{ITN} or V_{ITP}).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDD						
V _{DD}	Supply Voltage		2.7		65	V
UVLO ⁽¹⁾	Under Voltage Lockout	V _{DD} Falling below V _{DD (MIN)}			2.7	V
V _{POR}	Power on Reset Voltage ⁽²⁾ RESET, Active Low (Open-Drain, Push-Pull)	V _{OL(MAX)} = 300 mV I _{OUT (Sink)} = 15 μA			1.4	V
V _{POR}	Power on Reset Voltage ⁽²⁾ RESET, Active High (Push-Pull)	V _{OH(MIN)} = 0.8 x V _{DD} I _{OUT (Source)} = 15 μA			1.4	V
I	Supply current into VDD pin	$V_{IT} = 800 \text{ mV}$ $V_{DD \text{ (MIN)}} \leq V_{DD} \leq V_{DD} \text{ (MAX)}$		1	2.6	μΑ
DD				1	2	μA
SENSE (Inp	out)					
I _{SENSE}	Input current (SENSE1, SENSE2)	V _{IT} = 800 mV			100	nA
I _{SENSE}	Input current (SENSE1, SENSE2)	V _{IT} < 10 V			0.8	μA
I _{SENSE}	Input current (SENSE1, SENSE2)	10 V < V _{IT} < 26 V			1.2	μA
I _{SENSE}	Input current (SENSE1, SENSE2)	V _{IT} > 26 V			2	μA
V _{ITN}	Input Threshold Negative (Undervoltage)	V _{IT} = 2.7 V to 36 V	-1.5		1.5	%
		V _{IT} = 800 mV ⁽³⁾	0.792	0.800	0.808	V
	Input Threshold Positive	V _{IT} = 2.7 V to 36 V	-1.5		1.5	%
V _{ITP}	(Overvoltage)	V _{IT} = 800 mV ⁽³⁾	0.792	0.800	0.808	V
		V _{IT} = 0.8 V and 2.7 V to 36 V V _{HYS} Range = 2% to 13% (1% step)	-1.5		1.5	%
V _{HYS}	Hysteresis Accuracy ⁽⁴⁾	$V_{IT} = 2.7 V \text{ to } 8 V$ $V_{HYS} = 0.5 V, 1 V, 1.5 V, 2 V,$ 2.5 V $V_{IT} - V_{HYS} \ge 2.4 V$	-1.5		1.5	%
RESET (Ou	tput)					
I	Open-Drain leakage	V _{RESET} = 5.5 V V _{ITN} < V _{SENSE} < V _{ITP}			300	nA
I _{lkg(OD)}	(RESET1, RESET2)	V _{RESET} = 65 V V _{ITN} < V _{SENSE} < V _{ITP}			300	nA
V _{OL} ⁽⁵⁾	Low level output voltage	$2.7 V \le VDD \le 65 V$ $I_{RESET} = 5 mA$			300	mV
V _{OH_DO}	High level output voltage dropout (V _{DD} - V _{OH} = V _{OH_DO}) (Push-Pull only)	2.7 V ≤ VDD ≤ 65 V I _{RESET} = 500 uA			43	mV
V _{OH} ⁽⁵⁾	High level output voltage (Push-Pull only)	$2.7 V \le VDD \le 65 V$ $I_{RESET} = 5 mA$	0.8V _{DD}			V



7.5 Electrical Characteristics (continued)

At $V_{DD(MIN)} \le V_{DD} \le V_{DD}$ (MAX), CTR1/ \overline{MR} = CTR2/ \overline{MR} = CTS1 = CTS2 = open, output reset pull-up resistor R_{PU} = 10 k Ω , voltage V_{PU} = 5.5 V, and load C_{LOAD} = 10 pF. The operating free-air temperature range T_A = -40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and VDD = 16 V and V_{IT} = 6.5 V (V_{IT} refers to V_{ITN} or V_{ITP}).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Capacitor	Timing (CTS, CTR)					
R _{CTR}	Internal resistance (CTR1 / MR , CTR2 / MR)		877	1000	1147	Kohms
R _{CTS}	Internal resistance (C _{TS1,} C _{TS2})		88	100	122	Kohms
Manual Re	eset (MR)	- · ·			· ·	
V _{mr_ih}	CTR1 / MR and CTR2 / MR pin logic high input	VDD = 2.7 V	2000			mV
V _{mr_ih}	CTR1 / MR and CTR2 / MR pin logic high input	VDD = 65 V	2500			mV
V _{MR_IL}	CTR1 / MR and CTR2 / MR pin logic low input	VDD = 2.7 V			1300	mV
V _{MR_IL}	CTR1 / MR and CTR2 / MR pin logic low input	VDD = 65 V			1300	mV

When V_{DD} voltage falls below UVLO, reset is asserted for Output 1 and Output 2. V_{DD} slew rate \leq 100 mV / µs (1)

V_{POR} is the minimum V_{DD} voltage for a controlled output state. Below VPOR, the output cannot be determined. V_{DD} dv/dt ≤ 100mV/µs (2)

(3) For adjustable voltage guidelines and resistor selection refer to Adjustable Voltage Thresholds in Application and Implementation section

Hysteresis is with respect to V_{ITP} and V_{ITN} voltage threshold. V_{ITP} has negative hysteresis and V_{ITN} has positive hysteresis. For V_{OH} and V_{OL} relation to output variants refer to **Timing Figures after the Timing Requirement Table** (4)

(5)



7.6 Timing Requirements

At $V_{DD(MIN)} \le V_{DD} \le V_{DD} (MAX)$, CTR1/MR = CTR2/MR = CTS1 = CTS2 = open ⁽¹⁾, output reset pull-up resistor R_{PU} = 10 k Ω , voltage V_{PU} = 5.5V, and C_{LOAD} = 10 pF. VDD and SENSE slew rate = 1V / μ s. The operating free-air temperature range T_A = -40°C to 125°C, unless otherwise noted. Typical values are at T_A = 25°C and VDD = 16 V and V_{IT} = 6.5 V (V_{IT} refers to either V_{ITN} or V_{ITP}).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Common timing parameters							
t _{ctr}	Reset release time delay	$\label{eq:VIT} \begin{array}{l} VIT = 2.7 \ V \ to \ 36 \ V \\ C_{CTR1} = C_{CTR2} = Open \\ 20\% \ Overdrive \ from \ Hysteresis \end{array}$			100	μs	
	(CTR1/MR, CTR2/MR) ⁽²⁾	VIT = 800 mV $C_{CTR1} = C_{CTR2} = Open$ 20% Overdrive from Hysteresis			40	μs	
	Sense detect time delay	$\label{eq:VIT} \begin{array}{l} VIT = 2.7 \ V \ to \ 36 \ V \\ C_{CTS1} = C_{CTS2} = Open \\ 20\% \ Overdrive \ from \ V_{IT} \end{array}$		34	90	μs	
t _{CTS}	(CTS1, CTS2) ⁽³⁾	$VIT = 800 \text{ mV}$ $C_{CTS1} = C_{CTS2} = \text{Open}$ 20% Overdrive from V _{IT}	8		11	μs	
t _{SD}	Startup Delay ⁽⁴⁾	$C_{CTR1/MR} = C_{CTR2/MR} = Open$			2	ms	

 C_{CTR1} = Reset delay channel 1, C_{CTR2} = Reset delay channel 2, C_{CTS1} = Sense delay channel 1, C_{CTS2} = Sense delay channel 2

(2) CTR Reset detect time delay:
 (2) CTR Reset detect time delay:
 Overvoltage active-LOW output is measure from V_{ITP - HYS} to V_{OH}
 Undervoltage active-HIGH output is measure from V_{ITP - HYS} to V_{OL}
 Undervoltage active-HIGH output is measure from V_{ITP - HYS} to V_{OL}
 Undervoltage active-HIGH output is measure from V_{ITN + HYS} to V_{OL}
 (3) CTS Sense detect time delay:


Active-low output is measure from V_{IT} to V_{OL} (or V_{Pullup}) Active-high output is measured from V_{IT} to V_{OH} V_{IT} refers to either V_{ITN} or V_{ITP}

(4) During the power-on sequence, VDD must be at or above $V_{DD (MIN)}$ for at least t_{SD} before the output is in the correct state based on V_{SENSE} .

 t_{SD} time includes the propagation delay ($C_{CTR1} = C_{CTR2} = Open$). Capaicitor in C_{CTR1} or C_{CTR2} will add time to t_{SD} .



7.7 Timing Diagrams




A. For open-drain output option, the timing diagram assumes the RESETx_UVOD / RESETx_UVOD pin is connected via an external pull-up resistor to VDD.

B. Be advised that this diagram shows the VDD falling slew rate is slow or the VDD decay time is much larger than the propagation detect delay (t_{CTRx}) time.

C. RESETx_UVxx / RESETx_UVxx is asserted when VDD goes below the UVLO_(MIN) threshold after the time delay, t_{CTRx}, is reached.

图 7-1. SENSEx Undervoltage (UV) Timing Diagram






- A. For open-drain output option, the timing diagram assumes the RESETx_OVOD / RESETx_OVOD pin is connected via an external pull-up resistor to VDD.
- B. Be advised that this diagram shows the VDD falling slew rate is slow or the VDD decay time is much larger than the propagation detect delay (t_{CTRx}) time.
- C. RESETx_OVxx / RESETx_OVxx is asserted when VDD goes below the UVLO(MIN) threshold after the time delay, t_{CTRx}, is reached.

图 7-2. SENSEx Overvoltage (OV) Timing Diagram



7.8 Typical Characteristics


Typical characteristics show the typical performance of the TPS37 device. Test conditions are $T_A = 25^{\circ}$ C, $R_{PU} = 100 \text{ k}\Omega$, $C_{Load} = 50 \text{ pF}$, unless otherwise noted.






7.8 Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS37 device. Test conditions are $T_A = 25^{\circ}$ C, $R_{PU} = 100 \text{ k}\Omega$, $C_{Load} = 50 \text{ pF}$, unless otherwise noted.



7.8 Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS37 device. Test conditions are $T_A = 25^{\circ}$ C, $R_{PU} = 100 \text{ k}\Omega$, $C_{Load} = 50 \text{ pF}$, unless otherwise noted.






8 Detailed Description

8.1 Overview

The TPS37 is a family of high voltage and low quiescent current reset IC with fixed threshold voltage. Voltage divider is integrated to eliminate the need for external resistors and eliminate leakage current that comes with resistor dividers. However, it can also support external resistor if required by application, the lowest threshold 800 mV (bypass internal resistor ladder) is recommenced for external resistors use case to take advantage of faster detection time and lower I_{SENSE} current.

VDD, SENSE and RESET pins can support 65 V continuous operation; both VDD and SENSE voltage levels can be independent of each other, meaning VDD pin can be connected at 2.7 V while SENSE pins are connected to a higher voltage. One thing of note, the TPS37 does not have clamps within the device so external circuits or devices must be added to limit the voltages to the absolute max limit.

Additional features include programmable sense time delay (CTS1, CTS2) and reset delay time and manual reset (CTR1 / MR, CTR2 / MR).



8.2 Functional Block Diagram

图 8-1. Functional Block Diagram ¹

¹ Refer to [†] 5 for complete list of topologies and output logic combination



8.3 Feature Description

8.3.1 Input Voltage (VDD)

VDD operating voltage ranges from 2.7 V to 65 V. An input supply capacitor is not required for this device; however, if the input supply is noisy good analog practice is to place a 0.1 μ F capacitor between the VDD and GND.

VDD needs to be at or above $V_{DD(MIN)}$ for at least the start-up time delay (t_{SD}) for the device to be fully functional.

VDD voltage is independent of V_{SENSE} and V_{RESET} , meaning that VDD can be higher or lower than the other pins.

8.3.1.1 Undervoltage Lockout (V_{POR} < V_{DD} < UVLO)

When the voltage on VDD is less than the UVLO voltage, but greater than the power-on reset voltage (V_{POR}), the output pins will be in reset, regardless of the voltage at SENSE pins.

8.3.1.2 Power-On Reset (V_{DD} < V_{POR})

ADVANCE INFORMATION

When the voltage on VDD is lower than the power on reset voltage (V_{POR}), the output signal is undefined and is not to be relied upon for proper device function.




图 8-2. Power Cycle (SENSE Outside of Nominal voltage)²

² Figure assumes an external pull-up resistor is connected to the reset pin via VDD






图 8-3. Power Cycle (SENSE Within Nominal voltage)³

³ Figure assumes an external pull-up resistor is connected to the reset pin via VDD



8.3.2 SENSE


The TPS37 high voltage family integrates two voltage comparators, a precision reference voltage and trimmed resistor divider. This configuration optimizes device accuracy because all resistor tolerances are accounted for in the accuracy and performance specifications. Device also has built-in hysteresis that provides noise immunity and ensures stable operation.

Channels are independent of each other, meaning that SENSE1 and SENSE2 and respective outputs can be connected to different voltage rails.

Although not required in most cases, for noisy applications good analog design practice is to place a 10 nF to 100 nF bypass capacitor at the SENSEx inputs in order to reduce sensitivity to transient voltages on the monitored signal. SENSE1 and SENSE2 pins can be connected directly to VDD pin.

8.3.2.1 SENSE Hysteresis

Built-in hysteresis to avoid erroneous output reset release. The hysteresis is opposite to the threshold voltage; for overvoltage options the hysteresis is subtracted from the positive threshold (V_{ITP}), for undervoltage options hysteresis is added to the negative threshold (V_{ITN}).





	TARGET	<u>, </u>	DEVICE ACTUAL HYSTERESIS OPTION
DETECT THRESHOLD	TOPOLOGY	RELEASE VOLTAGE (V)	DEVICE ACTUAL HTSTERESIS OF HON
18.0 V	Overvoltage	17.5 V	-3%
18.0 V	Overvoltage	16.0 V	-11%
17.0 V	Overvoltage	16.5 V	-3%
16.0 V	Overvoltage	15.0 V	-6%
15.0 V	Overvoltage	14.0 V	-7%
6.0 V	Undervoltage	6.5 V	0.5 V
5.5 V	Undervoltage	6 V	0.5 V
8 V	Undervoltage	9 V	1 V
5 V	Undervoltage	7.5 V	2.5 V

表 8-1. Common Hysteresis Lookup Table

表 8-1 shows a sample of hysteresis and voltage options for the TPS37. For threshold voltages ranging from 2.7 V to 8 V, one option is to select a fixed hysteresis value ranging from 0.5 V to 2.5 V in increments of 0.5 V. Additionally, a second option can be selected where the hysteresis value is a percentage of the threshold voltage. The percentage of voltage hysteresis ranges from 2% to 13%.

Knowing the amount of hysteresis voltage, the release voltage for the undervoltage (UV) channel is $(V_{\text{ITN}(UV)} + V_{\text{HYS}})$ and for the overvoltage (OV) channel is $(V_{\text{ITP}(OV)} - V_{\text{HYS}})$. For a visual understanding of the UV and OV release voltage, see SENSEx Undervoltage (UV) Timing Diagram and SENSEx Overvoltage (OV) Timing Diagram. The accuracy of the release voltage, or stated in the \ddagger 7.5 as *Hysteresis Accuracy* is ±1.5%. Expanding what is shown in \ddagger 8-1, below are a few voltage hysteresis examples that include the hysteresis accuracy:

Undervoltage (UV) Channel

V_{ITN} = 0.8 V

Voltage Hysteresis (V_{HYS}) = 5% = 40 mV

Hysteresis Accuracy = $\pm 1.5\%$ = 39.4 mV or 40.6 mV

Release Voltage = V_{ITN} + V_{HYS} = 839.4 mV to 840.6 mV

Overvoltage (OV) Channel

 $V_{ITP} = 8 V$

Voltage Hysteresis (V_{HYS}) = 2 V

Hysteresis Accuracy = $\pm 1.5\%$ = 1.97 V or 2.03 V

Release Voltage = V_{ITN} + V_{HYS} = 9.97 V to 10.03 V



8.3.3 Output Logic Configurations

TPS37 has two channels with separate sense pins and reset pins that can be configured independently of each other. Channel 1 is available as Open-Drain and Push-Pull while channel 2 is only available as Open-Drain topology.

The available output logic configuration combinations are shown in $\frac{1}{8}$ 8-2.

DESCRIPTION	DESCRIPTION NOMENCLATURE VALUE							
GPN	TPS37 (+ topology)	CHANNEL 1	CHANNEL 2					
Topology (OV and UV only)	TPS37A	OV OD L	UV OD L					
both channels are either OV or UV	TPS37B	OV PP H	UV OD L					
 UV = Undervoltage 	TPS37C	OV OD L	UV OD H					
OV = Overvoltage	TPS37D	OV PP H	UV OD H					
PP = Push-Pull	TPS37E	OV OD H	UV OD H					
OD = Open-Drain	TPS37F	OV PP H	UV OD L					
L = Active low	TPS37G	OV OD L	UV OD H					
H = Active high	TPS37H	OV OD H	UV OD L					

表 8-2. TPS37 Output Logic

8.3.3.1 Open-Drain

Open-drain output requires an external pull-up resistor to hold the voltage high to the required voltage logic. Connect the pull-up resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels.

To select the right pull-up resistor consider system V_{OH} and the (I_{lkg}) current provided in the electrical characteristics, high resistors values will have a higher voltage drop affecting the output voltage high. The open-drain output can be connected as a wired-AND logic with other open-drain signals such as another TPS37 open-drain output pin.

8.3.3.2 Push-Pull

Push-Pull output does not require an external resistor since is the output is internally pulled-up to VDD during V_{OH} condition and output will be connected to GND during V_{OH} condition.

8.3.3.3 Active-High (RESET)

RESET (active-high), denoted with no bar above the pin label. RESET remains low (V_{OL}, deasserted) as long as sense voltage is in normal operation within the threshold boundaries and VDD voltage is above UVLO. To assert a reset sense pins needs to meet the condition below:

- For undervoltage variant the SENSE voltage need to cross the lower boundary (VITN).
- For overvoltage variant the SENSE voltage needs to cross the upper boundary (V_{ITP}).

8.3.3.4 Active-Low (RESET)

RESET (active low) denoted with a bar above the pin label. **RESET** remains high voltage (V_{OH} , deasserted) (open-drain variant V_{OH} is measured against the pullup voltage) as long as sense voltage is in normal operation within the threshold boundaries and VDD voltage is above UVLO. To assert a reset sense pins needs to meet the condition below:

- For undervoltage variant the SENSE voltage need to cross the lower boundary (VITN).
- For overvoltage variant the SENSE voltage needs to cross the upper boundary (V_{ITP}).



8.3.4 User-Programmable Reset Time Delay

TPS37 has adjustable reset release time delay with external capacitors. Channel timing are independent of each other.

- A capacitor in CTR1 / MR program the reset time delay of Output 1.
- A capacitor in CTR2 / MR program the reset time delay of Output 2.
- No capacitor on these pins gives the fastest reset delay time indicated in the \ddagger 7.6.

8.3.4.1 Reset Time Delay Configuration

The time delay (t_{CTR}) can be programmed by connecting a capacitor between CTR1 pin and GND, CTR2 for channel 2. In this section CTRx represent either channel 1 or channel 2.

The relationship between external capacitor C_{CTRx_EXT (typ)} and the time delay t_{CTRx (typ)} is given by 方程式 1.

 $t_{\text{CTRx (typ)}} = -\ln (0.28) \times R_{\text{CTRx (typ)}} \times C_{\text{CTRx}_{\text{EXT (typ)}}} + t_{\text{CTRx (no cap)}}$

(1)

(3)

R_{CTRx (typ)} = is in kilo ohms (kOhms)

 $C_{CTRx EXT (typ)}$ = is given in microfarads (µF)

 $t_{CTRx (typ)}$ = is the reset time delay

The reset delay varies according to three variables: the external capacitor (C_{CTRx_EXT}), CTR pin internal resistance (R_{CTRx}) provided in 节 7.5, and a constant. The minimum and maximum variance due to the constant is show in 方程式 2 and 方程式 3:

 $t_{\text{CTRx (min)}} = -\ln(0.31) \times R_{\text{CTRx (min)}} \times C_{\text{CTRx EXT (min)}} + t_{\text{CTRx (no cap (min))}}$ (2)

t_{CTRx (max)} = -In (0.25) x R_{CTRx (max)} x C_{CTRx_EXT (max)} + t_{CTRx (no cap (max))}

The recommended maximum reset delay capacitor for the TPS37 is limited to 10 μ F as this ensures enough time for the capacitor to fully discharge when a voltage fault occurs. Also, having a too large of a capacitor value can cause very slow charge up (rise times) and system noise can cause the the internal circuit to trip earlier or later near the threshold. This leads to variation in time delay where it can make the delay accuracy worse in the presence of system noise.

When a voltage fault occurs, the previously charged up capacitor discharges and if the monitored voltage returns from the fault condition before the delay capacitor discharges completely, the delay will be shorter than expected. The capacitor will begin charging from a voltage above zero and resulting in shorter than expected time delay. A larger delay capacitor can be used so long as the capacitor has enough time to fully discharge during the duration of the voltage fault. To ensure the capacitor is fully discharged, the time period or duration of the voltage fault needs to be greater than 5% of the programmed reset time delay.



8.3.5 User-Programmable Sense Delay

TPS37 has adjustable sense release time delay with external capacitors. Channel timing are independent of each other. Sense delay is used as a de-glitcher or ignoring known transients.

- A capacitor in CTS1 program the excursion detection on SENSE1.
- A capacitor in CTS2 program the excursion detection on SENSE2.
- No capacitor on these pins gives the fastest detection time indicated in the \ddagger 7.6.

8.3.5.1 Sense Time Delay Configuration

The time delay (t_{CTS}) can be programmed by connecting a capacitor between CTS1 pin and GND, CTS2 for channel 2. In this section CTSx represent either channel 1 or channel 2.R

The relationship between external capacitor C_{CTSx_EXT (typ)} and the time delay t_{CTSx (typ)} is given by 方程式 4.

 $t_{\text{CTSx (typ)}}$ = -In (0.28) x R_{CTSx (typ)} x C_{CTSx_EXT (typ)} + $t_{\text{CTSx (no cap)}}$

(4)

(6)

R_{CTSx} = is in kilo ohms (kOhms)

 $C_{CTSX EXT}$ = is given in microfarads (µF)

t_{CTSx} = is the sense time delay

The sense delay varies according to three variables: the external capacitor (C_{CTSx_EXT}), CTS pin internal resistance (R_{CTSx}) provided in 节 7.5, and a constant. The minimum and maximum variance due to the constant is show in 方程式 5 and 方程式 6:

$$t_{\text{CTSx (min)}} = -\ln(0.31) \times R_{\text{CTSx (min)}} \times C_{\text{CTSx}_{\text{EXT (min)}}} + t_{\text{CTSx (no cap (min))}}$$
(5)

t_{CTRx (max)} = -In (0.25) x R_{CTSx (max)} x C_{CTSx_EXT (max)} + t_{CTSx (no cap (max))}

The recommended maximum sense delay capacitor for the TPS37 is limited to 10 μ F as this ensures enough time for the capacitor to fully discharge when a voltage fault occurs. Also, having a too large of a capacitor value can cause very slow charge up (rise times) and system noise can cause the the internal circuit to trip earlier or later near the threshold. This leads to variation in time delay where it can make the delay accuracy worse in the presence of system noise.

When a voltage fault occurs, the previously charged up capacitor discharges and if the monitored voltage returns from the fault condition before the delay capacitor discharges completely, the delay will be shorter than expected. The capacitor will begin charging from a voltage above zero and resulting in shorter than expected time delay. A larger delay capacitor can be used so long as the capacitor has enough time between fault events to fully discharge during the duration of the voltage fault. To ensure the capacitor is fully discharged, the time period or time duration between fault events needs to be greater than 10% of the programmed sense time delay.



8.3.6 Manual RESET (CTR1 / MR) and (CTR2 / MR) Input

The manual reset input allows a processor or other logic circuits to initiate a reset. In this section \overline{MR} is a generic reference to (CTR1 / \overline{MR}) and (CTR2 / \overline{MR}). A logic low on \overline{MR} causes $\overline{RESET1}$ to assert on reset output. After \overline{MR} is left floating, $\overline{RESET1}$ will release the reset if the voltage at SENSE1 pin is at nominal voltage. \overline{MR} should not be driven high, this pin should be left floating or connected to a capacitor to GND, this pin can be left unconnected if is not used.

If the logic driving the MR cannot tri-state (floating and GND) then a logic-level FET should be used as illustrated in 8-8.




图 8-9. Manual Reset Timing Diagram

表 8-3. MR Functional Table

MR	SENSE ON NOMINAL VOLTAGE	RESET STATUS
Low	Yes	Reset asserted
Floating	Yes	Fast reset release when SENSE voltage goes back to nominal voltage
Capacitor	Yes	Programmable reset time delay
High	Yes	NOT Recommended



9 Device Functional Modes

表 9-1. Undervoltage Detect Functional Mode Truth Table

	S	ENSE			OUTPUT ⁽²⁾ (RESET PIN)	
DESCRIPTION	PREVIOUS CONDITION	CURRENT CONDITION	CTR ⁽¹⁾ / MR PIN	VDD PIN		
Normal Operation	SENSE > V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High	
Undervoltage Detection	SENSE > $V_{ITN(UV)}$	SENSE < V _{ITN(UV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low	
Undervoltage Detection	SENSE < V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low	
Normal Operation	SENSE < V _{ITN(UV)}	SENSE > $V_{ITN(UV)}$ + HYS	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High	
Manual Reset	SENSE > V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Low	$V_{DD} > V_{DD(MIN)}$	Low	
UVLO Engaged	SENSE > V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Open or capacitor connected	$V_{POR} < V_{DD} < V_{DD(MIN)}$	Low	
Below V _{POR} , Undefined Output	SENSE > V _{ITN(UV)}	SENSE > V _{ITN(UV)}	Open or capacitor connected	V _{DD} < V _{POR}	Undefined	

(1) Reset time delay is ignored in the truth table.

(2) Open-drain active low output requires an external pull-up resistor to a pull-up voltage.

表 9-2. Overvoltage Detect Functional Mode Truth Table

	S	ENSE			OUTPUT ⁽²⁾		
DESCRIPTION	PREVIOUS CONDITION CURRENT CONDITION		CTR ⁽¹⁾ / MR PIN	VDD PIN	(RESET PIN)		
Normal Operation	SENSE < V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High		
Overvoltage Detection	SENSE < V _{ITN(OV)}	SENSE > V _{ITN(OV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low		
Overvoltage Detection	SENSE > V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low		
Normal Operation	SENSE > V _{ITN(OV)}	SENSE < V _{ITN(OV)} - HYS	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High		
Manual Reset	SENSE < V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Low	$V_{DD} > V_{DD(MIN)}$	Low		
UVLO Engaged	SENSE < V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Open or capacitor connected	V _{POR} < V _{DD} < UVLO	Low		
Below V _{POR} , Undefined Output	SENSE < V _{ITN(OV)}	SENSE < V _{ITN(OV)}	Open or capacitor connected	V _{DD} < V _{POR}	Undefined		

(1) Reset time delay is ignored in the truth table.

(2) Open-drain active low output requires an external pull-up resistor to a pull-up voltage.

10 Application and Implementation

Note

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定 器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

10.1 Adjustable Voltage Thresholds

方程式 7 illustrates an example of how to adjust the voltage threshold with external resistor dividers. The resistors can be calculated depending on the desired voltage threshold and device part number. TI recommends using the 0.8 V voltage threshold device when using an adjustable voltage variant. This variant bypasses the internal resistor ladder.

For example, consider a 12 V rail being monitored V_{MON} for undervoltage (UV) using channel 2 of the TPS37A010122DSKR variant. Using 方程式 7 and shown in 图 10-1, R₁ is the top resistor of the resistor divider that is between V_{MON} and V_{SENSE2} , R₂ is the bottom resistor that is between V_{SENSE2} and GND, V_{MON} is the voltage rail that is being monitored and V_{SENSE2} is the input threshold voltage. The monitored UV threshold, denoted as V_{MON-} , where the device will assert a reset signal occurs when $V_{SENSE2} = V_{IT-(UV)}$ or, for this example, $V_{MON-} = 10.8V$ which is 90% from 12 V. Using 方程式 7 and assuming R₂ = 10k Ω , R₁ can be calculated shown in 方程式 8 where I_{R1} is represented in 方程式 9:

$V_{SENSE2} = V_{MON-} \times (R_2 \div (R_1 + R_2))$	(7)
$R_1 = (V_{MON-} - V_{SENSE2}) \div I_{R1}$	(8)

$$I_{R1} = I_{R2} = V_{SENSE2} \div R_2 \tag{9}$$

Substituting 方程式 9 into 方程式 8 and solving for R₁ in 方程式 7, R₁ = 125k Ω . The TPS37A010122DSKR is typically meant to monitor a 0.8 V rail with ±2% voltage threshold hysteresis. For the reset signal to become deasserted, V_{MON} would need to go above V_{IT-} + V_{HYS}. For this example, V_{MON} = 11.016 V when the reset signal becomes deasserted.

There are inaccuracies that must be taken into consideration while adjusting voltage thresholds. Aside from the tolerance of the resistor divider, there is an internal resistance of the SENSE pin that may affect the accuracy of the resistor divider. Although expected to be very high impedance, users are recommended to calculate the values for the design specifications. The internal SENSE resistance R_{SENSE} can be calculated by the SENSE voltage V_{SENSE} divided by the SENSE current I_{SENSE} as shown in 方程式 11. V_{SENSE} can be calculated using 方程式 7 depending on the resistor divider and monitored voltage. I_{SENSE} can be calculated using 方程式 10.

$$I_{SENSE} = [(V_{MON} - V_{SENSE}) \div R_1] - (V_{SENSE} \div R_2)$$

$$R_{SENSE} = V_{SENSE} \div I_{SENSE}$$




图 10-1. Adjustable Voltage Threshold with External Resistor Dividers

(10)

(11)

ADVANCE INFORMATION




10.2 Application Information

The following sections describe in detail how to properly use this device, depending on the requirements of the final application.

10.2.1 Typical Application

10.2.1.1 Design 1: High Voltage – Fast AC Signal Monitoring For Power Fault Detection

In many industrial and factory automation applications, there are multiple power rails that power various subsystems within the application. Some of these power rails include 24 / 48 VAC AC sources with a known operating frequency that requires a full-bridge rectifier and capacitors to convert its signal to a DC voltage where it can be monitored by a voltage supervisor. One drawback with the described conversion is the response time of the DC voltage when the AC power rail experiences a change of operating frequency or voltage amplitude. Due to the output filter of the full-bridge rectifier, the detection in the change of voltage or operating frequency may require several AC cycles before the voltage supervisor outputs a fault condition. The direct monitoring of the AC source by using a "Resistive-Drop" supply topology circuit provides the user a fast transient fault detection. In this design example, the TPS37A is being highlighted with the ability to offer a unique "window operating" solution by monitoring the output of the AC source for over or undervoltage operation.



* The circuit solution is not isolated and one must take into account when planning to use in high power systems.

图 10-2. Sensing an AC Signal for Power Fault Detection

10.2.1.1.1 Design Requirements

This design requires voltage supervision on an AC, with a known operating frequency, power supply rail. The overvoltage fault sensing is achieved by monitoring the DC output of a full bridge rectifier while the undervoltage fault is detected by inputting a half wave signal and its voltage frequency and magnitude are being monitored. The target output of this TPS37A application is for 5 V reset logic.

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Power Rail Voltage Supervision	Monitor 24 VAC 800 Hz power supply for undervoltage and overvoltage conditions. Trigger undervoltage fault at 5 V and overvoltage fault at 24 V.	TPS37A provides voltage monitoring with 1.5% max accuracy with adjustable/non-adjustable variations.
Maximum Input Voltage	Operate with power supply input up to 34 V.	The TPS37A can support a VDD of up to 65 V.
Output logic voltage	Open-Drain Output Topology	An open-drain output is recommended to provide the a 5 V reset signal.
SENSE Delay when a fault is detected	RESET delay of at least 0.625 ms which is the time between half wave cycles	C _{CTS2} = 5.6 nF sets 717 μs delay
Voltage Monitor Accuracy	Maximum voltage monitor accuracy of 1.5%.	The TPS37A has 1.5% maximum voltage monitor accuracy.



TPS37 ZHCSM86C – OCTOBER 2020 – REVISED SEPTEMBER 2021

10.2.1.1.2 Detailed Design Procedure

The main advantage of this unique application is being able to monitor a single AC source with a known operating frequency AC source rail. Because the TPS37A is an over and undervoltage detector with delay function, detecting faults either from a change of operating frequency range or voltage amplitude of the AC source is achievable.

图 10-2 illustrates an example of how the TPS37A is monitoring an AC source. Input to SENSE1 of TPS37A is monitoring a full wave rectifier DC signal. The DC signal is the result from the rectification of the 24 VAC source and monitors the AC source for overvoltage events due to a change of voltage amplitude or an increase to operating frequency. Input to SENSE2 of TPS37A will monitor the AC source by using a "resistive-drop" supply topology circuit. The unique circuit resistively divides the AC voltage signal and provides only the positive half wave 🛽 10-3 into SENSE2 input. The half wave signal does not go through any output filter and hence any change to the AC voltage or operating frequency can be rapidly detected. Knowing the operating frequency of the AC source and converting to the time domain, the TPS37A SENSE2 delay can be programmed, by the capacitor on CTS2 pin, to equal or be greater than one-half of the operating period (the frequency of the half wave rectification signal) or the half cycle shown in 🛽 10-3. When the half wave voltage amplitude falls below the SENSE2 threshold voltage, the SENSE2 time delay counter begins to increment. If the next half wave voltage amplitude exceeds the SENSE2 threshold voltage, the SENSE2 time delay counter will reset and the TPS37A RESET2 pin will indicate no fault was detected. Conversely, if the voltage amplitude of the half wave does not reach the SENSE2 threshold voltage within the programmed time delay of t_{CTS}, a fault will occur. Also, a fault can occur if the operating frequency from the AC source decreases, resulting in lower AC voltage amplitude at the programmed time delay t_{CTS} .




图 10-3. Design 2 Timing Diagram

The TPS37A, with its ability of having a wide VDD range from 2.7 V to 65 V and under and overvoltage detection, offers a unique "window operating" AC power rail monitoring solution. Combining SENSE delay feature with the "resistive-drop" supply circuitry, detecting an undervoltage event on the half cycle of the AC power rail provides a fast power fault response. Likewise, the TPS37A provides an overvoltage monitoring and SENSE delay fault detection for the same AC power rail. With under and overvoltage supervision of the AC power rail, applications needing a specific operating DC range to protect its subsystems is achieve through TPS37A. Good design practice recommends using a 0.1-µF capacitor on the VDD pin and this capacitance may need to increase if using an adjustable version with a resistor divider.

Note that this design solution is not isolated and one must take into account when planning to use in high power systems.



11 Power Supply Recommendations

These devices are designed to operate from an input supply with a voltage range between 1.4 V (V_{POR}) to 65 V (max operation). Good analog design practice recommends placing a minimum 0.1 μ F ceramic capacitor as near as possible to the VDD pin.

11.1 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum continuous allowable power dissipation for the device in a given package can be calculated using 方程式 12:

$P_{D\text{-}MAX} = ((T_{J\text{-}MAX} - T_{A}) / R_{\thetaJA})$	(12)

The actual power being dissipated in the device can be represented by 方程式 13:

$P_D = V_{DD} \times I_{DD} + p_{RESET}$	(13)
p _{RESET} is calculated by 方程式 14 or 方程式 15	

$$p_{\text{RESET}(\text{PUSHPULL})} = \text{VDD} - \text{V}_{\text{RESET}} \times \text{I}_{\text{RESET}}$$
(14)

 $p_{\text{RESET (OPEN-DRAIN)}} = V_{\text{RESET }} \times I_{\text{RESET}}$

方程式 12 and 方程式 13 establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application.

In applications where lower power dissipation (P_D) and/or excellent package thermal resistance (R_{θ JA}) is present, the maximum ambient temperature (T_{A-MAX}) may be increased.

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature (T_{A-MAX}) may have to be de-rated. T_{A-MAX} is dependent on the maximum operating junction temperature ($T_{J-MAX-OP} = 125^{\circ}$ C), the maximum allowable power dissipation in the device package in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application ($R_{\theta JA}$), as given by 方程式 16:

 $T_{A-MAX} = (T_{J-MAX-OP} - (R_{\theta JA} \times P_{D-MAX}))$

(16)

(15)




12 Layout

12.1 Layout Guidelines

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a greater than 0.1 μF ceramic capacitor as near as possible to the VDD pin.
- To further improve the noise immunity on the SENSEx pins, placing a 10 nF to 100 nF capacitor between the SENSEx pins and GND can reduce the sensitivity to transient voltages on the monitored signal.
- If a capacitor is used on CTS1, CTS2, CTR1, or CTR2, place these components as close as possible to the respective pins. If the capacitor adjustable pins are left unconnected, make sure to minimize the amount of parasitic capacitance on the pins to less than 5 pF.
- For open-drain variants, place the pull-up resistors on RESET1 and RESET2 pins as close to the pins as possible.
- When laying out metal traces, separate high voltage traces from low voltage traces as much as possible. If high and low voltage traces need to run close by, spacing between traces should be greater than 20 mils (0.5 mm).
- Do not have high voltage metal pads or traces closer than 20 mils (0.5 mm) to the low voltage metal pads or traces.

12.2 Layout Example

The DSK layout example in
[™] 12-1 shows how the TPS37 is laid out on a printed circuit board (PCB) with user-defined delays.




• Vias used to connect pins for application-specific connections

图 12-1. TPS37 DSK Package Recommended Layout



The DYY layout example in 图 12-2 shows how the TPS37 is laid out on a printed circuit board (PCB) with user-defined delays.



• Vias used to connect pins for application-specific connections

图 12-2. TPS37 DYY Package Recommended Layout

12.3 Creepage Distance

Per IEC 60664 Creepage is the shortest distance between two conductive parts or as shown in 🕅 12-3 the distance between high voltage conductive parts and grounded parts, the floating conductive part is ignored and subtracted from the total distance.




图 12-3. Creepage Distance

图 12-3 details:

- A = Left pins (high voltage)
- B = Central pad (not internally connected, can be left floating or connected to GND)
- C = Right pins (low voltage)
- Creepage distance = a + b



13 Device and Documentation Support

13.1 Device Nomenclature

[†] 5 shows how to decode the function of the device based on its part number

表 13-1 shows TPS37 possible voltage options per channel. Contact TI sales representatives or on TI's E2E forum for details and availability of other options; minimum order quantities apply.

			表	€ 13-1. Volt	age Optior	IS			
100 mV STEPS			400 mV	STEPS	500 mV	STEPS	1 V S	TEPS	
NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS
08	800 mV (divider bypass)	70	7.0 V	A0	10.4 V	D0	20.5 V	F0	31.0 V
27	2.7 V	71	7.1 V	A1	10.8 V	D1	21.0 V	F1	32.0 V
28	2.8 V	72	7.2 V	A2	11.2 V	D2	21.5 V	F2	33.0 V
29	2.9 V	73	7.3 V	A3	11.6 V	D3	22.0 V	F3	34.0 V
30	3.0 V	74	7.4 V	A4	12.0 V	D4	22.5 V	F4	35.0 V
31	3.1 V	75	7.5 V	A5	12.4 V	D5	23.0 V	F5	36.0 V
32	3.2 V	76	7.6 V	A6	12.8 V	D6	23.5 V		
33	3.3 V	77	7.7 V	A7	13.2 V	D7	24.0 V		
34	3.4 V	78	7.8 V	A8	13.6 V	D8	24.5 V		
35	3.5 V	79	7.9 V	A9	14.0 V	D9	25.0 V		
36	3.6 V	80	8.0 V	B0	14.4 V	E0	25.5 V		
37	3.7 V	81	8.1 V	B1	14.8 V	E1	26.0 V		
38	3.8 V	82	8.2 V	B2	15.2 V	E2	26.5 V		
39	3.9 V	83	8.3 V	B3	15.6 V	E3	27.0 V		
40	4.0 V	84	8.4 V	B4	16.0 V	E4	27.5 V		
41	4.1 V	85	8.5 V	B5	16.4 V	E5	28.0 V		
42	4.2 V	86	8.6 V	B6	16.8 V	E6	28.5 V		
43	4.3 V	87	8.7 V	B7	17.2 V	E7	29.0 V		
44	4.4 V	88	8.8 V	B8	17.6 V	E8	29.5 V		
45	4.5 V	89	8.9 V	B9	18.0 V	E9	30.0 V		
46	4.6 V	90	9.0 V	CO	18.4 V				
47	4.7 V	91	9.1 V	C1	18.8 V				
48	4.8 V	92	9.2 V	C2	19.2 V				
49	4.9 V	93	9.3 V	C3	19.6 V				
50	5.0 V	94	9.4 V	C4	20.0 V				
51	5.1 V	95	9.5 V						
52	5.2 V	96	9.6 V						
53	5.3 V	97	9.7 V						
54	5.4 V	98	9.8 V						
55	5.5 V	99	9.9 V						
56	5.6 V	00	10.0 V						
57	5.7 V								
58	5.8 V								
59	5.9 V								
60	6.0 V								
61	6.1 V								



100 mV STEPS			400 mV STEPS		500 mV STEPS		1 V STEPS		
NOMEN- CLATURE	VOLTAGE OPTIONS								
62	6.2 V								
63	6.3 V								
64	6.4 V								
65	6.5 V								
66	6.6 V								
67	6.7 V								
68	6.8 V								
69	6.9 V								

13.2 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

13.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

13.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

14 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



DSK0010C

PACKAGE OUTLINE WSON - 0.8 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.






DSK0010C

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






DSK0010C

EXAMPLE STENCIL DESIGN WSON - 0.8 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




DYY0014A



PACKAGE OUTLINE

PLASTIC SMALL OUTLINE

SOT-23-THIN - 1.1 mm max height



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.






EXAMPLE BOARD LAYOUT

SOT-23-THIN - 1.1 mm max height

DYY0014A

PLASTIC SMALL OUTLINE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DYY0014A



EXAMPLE STENCIL DESIGN

SOT-23-THIN - 1.1 mm max height



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TPS37A010122DSKR	ACTIVE	SON	DSK	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2KAL	Samples
TPS37B010122DSKR	ACTIVE	SON	DSK	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2K8L	Samples
TPS37F010122DSKR	ACTIVE	SON	DSK	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2K9L	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS37 :

• Automotive : TPS37-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS37A010122DSKR	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2
TPS37B010122DSKR	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2
TPS37F010122DSKR	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS37A010122DSKR	SON	DSK	10	3000	210.0	185.0	35.0
TPS37B010122DSKR	SON	DSK	10	3000	210.0	185.0	35.0
TPS37F010122DSKR	SON	DSK	10	3000	210.0	185.0	35.0


GENERIC PACKAGE VIEW

DSK 10

WSON - 0.8 mm max height

2.5 x 2.5 mm, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4225304/A


DSK0010A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DSK0010A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




DSK0010A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司