







SN74HCS367-Q1

ZHCSPI4A - SEPTEMBER 2020 - REVISED DECEMBER 2021

# SN74HCS367-Q1 具有施密特触发输入和三态输出的汽车类六路缓冲器和线路 驱动器

## 1 特性

- 符合面向汽车应用的 AEC-Q100 标准:
  - 器件温度等级 1:
    - 40°C 至 +125°C , T<sub>A</sub>
  - 器件 HBM ESD 分类等级 2
  - 器件 CDM ESD 分类等级 C6
- 采用具有可湿性侧面的 QFN (WBQB) 封装
- 宽工作电压范围: 2V 至 6V
- 施密特触发输入可耐受慢速或高噪声输入信号
- 低功耗
  - I<sub>CC</sub> 典型值为 100nA
  - 输入泄漏电流典型值为 ±100nA
- 电压为 6V 时,输出驱动为 ±7.8mA

## 2 应用

- 启用或禁用数字信号
- 消除慢速或高噪声输入信号
- 在控制器复位期间保持信号
- 对开关进行去抖


## 3 说明

SN74HCS367-Q1 是一款具有三态输出和施密特触发 输入的六路缓冲器。该器件配置为两组,其中一组四个 驱动器,另一组两个驱动器,每组都由各自的输出使能 引脚控制。

#### 器件信息

	PD 11 10	
器件型号	<b>對装</b> (1)	
SN74HCS367PW-Q1	TSSOP (16)	5.00mm × 4.40mm
SN74HCS367D-Q1	SOIC (16)	9.90mm × 3.90mm
SN74HCS367WBQB-Q1	WQFN (16)	3.60 mm x 2.60 mm

(1) 要了解所有可用封装,请参见数据表末尾的可订购产品附录。



施密特触发输入的优势



## **Table of Contents**


1 特性	1 8.3 Feature Description	9
. · · · — 2 应用		
		12
4 Revision History		12
5 Pin Configuration and Functions	00T : IA II II	12
6 Specifications		15
6.1 Absolute Maximum Ratings		15
6.2 ESD Ratings		15
6.3 Recommended Operating Conditions		15
6.4 Thermal Information	40 Davida and Darwar antation Owner ant	16
6.5 Electrical Characteristics	40.4 Description Company	16
6.6 Switching Characteristics	D. H. ) . bb 3-27 / 2 /	16
6.7 Operating Characteristics		16
6.8 Typical Characteristics		16
7 Parameter Measurement Information		16
8 Detailed Description		
8.1 Overview		
8.2 Functional Block Diagram		17
-		

4 Revision History 注:以前版本的页码可能与当前版本的页码不同


С	hanges from Revision * (September 2020) to Revision A (December 2021)	Page
•	向 <i>器件信息</i> 添加了 WBQB 封装信息	1
•	Added WBQB package to Pin Configuration and Functions	3
•	Added WBQB package to Thermal Information table	4
•	Added Wettable Flanks section to Feature Description	9



# **5 Pin Configuration and Functions**



D or PW Package 20-Pin SOIC or TSSOP Top View



#### **Pin Functions**

PIN			
SOIC or TSSOP NO.	NAME	I/O <sup>(1)</sup>	DESCRIPTION
1	1 <del>OE</del>	I	Bank 1, output enable, active low
2	1A1	I	Bank 1, channel 1 input
3	1Y1	0	Bank 1, channel 1 output
4	1A2	I	Bank 1, channel 2 input
5	1Y2	0	Bank 1, channel 2 output
6	1A3	I	Bank 1, channel 3 input
7	1Y3	0	Bank 1, channel 3 output
8	GND	_	Ground
9	1Y4	0	Bank 1, channel 4 output
10	1A4	I	Bank 1, channel 4 input
11	2Y1	0	Bank 2, channel 1 output
12	2A1	Į	Bank 2, channel 1 input
13	2Y2	0	Bank 2, channel 2 output
14	2A2	I	Bank 2, channel 2 input
15	2 <del>OE</del>	Į	Bank 2, output enable, active low
16	V <sub>CC</sub>	_	Positive supply
Thermal Pad <sup>(2)</sup>		_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.

- (1) Signal Types: I = Input, O = Output, I/O = Input or Output.
- (2) WBQB package only.

## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		- 0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_1 < -0.5 \text{ V or } V_1 > V_{CC} + 0.5 \text{ V}$		±20	mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	$V_1 < -0.5 \text{ V or } V_1 > V_{CC} + 0.5 \text{ V}$		±20	mA
Io	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±35	mA
	Continuous current through V <sub>CC</sub>	or GND		±70	mA
TJ	Junction temperature <sup>(3)</sup>			150	°C
T <sub>stg</sub>	Storage temperature		- 65	150	°C

<sup>(1)</sup> Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If briefly operating outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) Guaranteed by design.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2	±4000	V
	Liectiostatic discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6	±1500	

<sup>(1)</sup> AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2	5	6	V
VI	Input voltage	0		V <sub>CC</sub>	V
Vo	Output voltage	0		V <sub>CC</sub>	V
T <sub>A</sub>	Ambient temperature	- 40		125	°C

#### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		PW (TSSOP)	D (SOIC)	WBQB (WQFN)	UNIT
		16 PINS	16 PINS	16 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	141.2	122.2	97.3	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	78.8	80.9	93.8	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	85.8	80.6	66.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	27.7	40.4	14.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	85.5	80.3	66.4	°C/W

Product Folder Links: SN74HCS367-Q1

Submit Document Feedback



www.ti.com.cn

	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	D (SOIC)	WBQB (WQFN)	UNIT
		16 PINS	16 PINS	16 PINS	
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	44.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## **6.5 Electrical Characteristics**

over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CC	NDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
				2 V	0.7		1.5	
$V_{T+}$	Positive switching threshold			4.5 V	1.7		3.15	V
				6 V	2.1	-	4.2	
				2 V	0.3		1.0	
$V_{T-}$	Negative switching threshold			4.5 V	0.9		2.2	V
				6 V	1.2		3.0	
				2 V	0.2		1.0	
$\Delta V_T$	Hysteresis (V <sub>T+</sub> - V <sub>T-</sub> ) <sup>(1)</sup>			4.5 V	0.4	-	1.4	V
				6 V	0.6		1.6	
			I <sub>OH</sub> = -20 μA	2 V to 6 V	V <sub>CC</sub> - 0.1	V <sub>CC</sub> - 0.002		
$V_{OH}$	High-level output voltage	$V_I = V_{IH}$ or $V_{IL}$	I <sub>OH</sub> = -6 mA	4.5 V	4.0	4.3		V
			I <sub>OH</sub> = -7.8 mA	6 V	5.4	5.75		
			I <sub>OL</sub> = 20 μA	2 V to 6 V		0.002	0.1	
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}$ or $V_{IL}$	I <sub>OL</sub> = 6 mA	4.5 V		0.18	0.30	V
			I <sub>OL</sub> = 7.8 mA	6 V		0.22	0.33	
I <sub>I</sub>	Input leakage current	$V_I = V_{CC}$ or 0		6 V		±0.1	±1	μA
I <sub>OZ</sub>	Off-state (high-impedance state) output current	V <sub>O</sub> = V <sub>CC</sub> or 0		6 V			±0.5	μA
I <sub>CC</sub>	Supply current	$V_I = V_{CC}$ or 0, $I_C$	<sub>D</sub> = 0	6 V		0.1	2	μΑ
Ci	Input capacitance			2 V to 6 V			5	pF

<sup>(1)</sup> Guaranteed by design.

## 6.6 Switching Characteristics

 $C_L = 50 \text{ pF}$ ; over operating free-air temperature range (unless otherwise noted). See *Parameter Measurement Information* 

		Operating free-air temperation				ure (T <sub>A</sub> )								
	PARAMETER	FROM TO	то	ом то	V <sub>CC</sub>		25°C		- 40°	C to 12	5°C	UNIT		
					MIN	TYP	MAX	MIN	TYP	MAX				
				2 V		14	21			32				
t <sub>pd</sub>	Propagation delay	Α	Υ	4.5 V		6	10			15	ns			
	!				6 V		5	9			12			
				2 V		14	21			36				
t <sub>en</sub>	Enable time	ŌĒ	Υ	4.5 V		7	12			15	ns			
				6 V		6	9			13				
		ŌĒ	Y	2 V		13	21	-		24				
t <sub>dis</sub>	Disable time			Y	4.5 V		9	13			16	ns		
									6 V		8	12		
				2 V			9			16				
t <sub>t</sub>	Transition-time		Any output	4.5 V			5			9	ns			
				6 V			4			8				

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

## 6.7 Operating Characteristics

over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP MA	KUNIT
C <sub>nd</sub>	Power dissipation capacitance per gate	No load	2 V to 6 V		15	pF

## **6.8 Typical Characteristics**

 $T_A = 25^{\circ}C$ 




图 6-1. Output Driver Resistance in LOW State




图 6-3. Supply Current Across Input Voltage, 2-, 2.5-, and 3.3-V Supply




图 6-2. Output Driver Resistance in HIGH State.





图 6-4. Supply Current Across Input Voltage, 4.5-, 5-, and 6-V Supply

## 7 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_t$  < 2.5 ns.

For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.



(1) C<sub>L</sub> includes probe and test-fixture capacitance.

图 7-1. Load Circuit for 3-State Outputs






图 7-3. Voltage Waveforms Propagation Delays



(1) The greater between  $t_{PLH}$  and  $t_{PHL}$  is the same as  $t_{pd}$ .

## 图 7-2. Voltage Waveforms Propagation Delays



(1) The greater between  $t_{\text{r}}$  and  $t_{\text{f}}$  is the same as  $t_{\text{t}}$ .

图 7-4. Voltage Waveforms, Input and Output
Transition Times

## 8 Detailed Description

#### 8.1 Overview

The SN74HCS367-Q1 contains 6 individual high speed CMOS buffers with Schmitt-trigger inputs and 3-state outputs.

Each buffer performs the boolean logic function xYn = xAn, with x being the bank number and n being the channel number.

The first bank includes four buffers, and the second bank includes two buffers.

Each output enable  $(x\overline{OE})$  controls one bank of buffers. When the  $x\overline{OE}$  pin is in the low state, the outputs of all buffers in the bank x are enabled. When the  $x\overline{OE}$  pin is in the high state, the outputs of all buffers in the bank x are disabled. All disabled output are placed into the high-impedance state.

To ensure the high-impedance state during power up or power down, both  $x\overline{OE}$  pins should be tied to  $V_{CC}$  through a pull-up resistor. The value of the resistor is determined by the current sinking capability of the driver and the leakage of the pin as defined in the *Electrical Characteristics* table. Typically a 10 k $\Omega$  resistor will be sufficient.

## 8.2 Functional Block Diagram




图 8-1. Logic Diagram (Positive Logic) for SN74HCS367-Q1

#### 8.3 Feature Description

#### 8.3.1 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-State outputs. The three states that these outputs can be in are driving high, driving low, and high impedance. The term "balanced" indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

When placed into the high-impedance mode, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can

be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a 10 k $\Omega$  resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

### 8.3.2 CMOS Schmitt-Trigger Inputs

This device includes inputs with the Schmitt-trigger architecture. These inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics* table from the input to ground. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings* table, and the maximum input leakage current, given in the *Electrical Characteristics* table, using Ohm's law  $(R = V \div I)$ .

The Schmitt-trigger input architecture provides hysteresis as defined by  $\Delta V_T$  in the *Electrical Characteristics* table, which makes this device extremely tolerant to slow or noisy inputs. While the inputs can be driven much slower than standard CMOS inputs, it is still recommended to properly terminate unused inputs. Driving the inputs with slow transitioning signals will increase dynamic current consumption of the device. For additional information regarding Schmitt-trigger inputs, please see Understanding Schmitt Triggers.

#### 8.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Electrical Placement of Clamping Diodes for Each Input and Output.

#### CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




图 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

#### 8.3.4 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet for which packages include this feature.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




图 8-3. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering which makes QFN packages easier to inspect with automatic optical inspection (AOI). A wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet as shown in 88-3. Please see the mechanical drawing for additional details.

#### 8.4 Device Functional Modes

Function Table lists the functional modes of the SN74HCS367-Q1.

表 8-1. Function Table

INPUTS <sup>(1)</sup> (2)	OUTPUTS(1) (2)			
xOE	xAn	xYn		
L	L	L		
L	Н	Н		
Н	X	Z		

<sup>(1)</sup> H = High Voltage Level, L = Low Voltage Level, X = Don't Care, Z = High-Impedance State

<sup>(2)</sup> x = bank number, n = channel number

## 9 Application and Implementation

#### 备注

以下应用部分的信息不属于 TI 组件规范, TI 不担保其准确性和完整性。客户应负责确定 TI 组件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

## 9.1 Application Information

The SN74HCS367-Q1 can be used to drive signals over relatively long traces or transmission lines. In order to reduce ringing caused by impedance mismatches between the driver, transmission line, and receiver, a series damping resistor placed in series with the transmitter's output can be used. The plot in the *Application Curve* section shows the received signal with three separate resistor values. Just a small amount of resistance can make a significant impact on signal integrity in this type of application.

## 9.2 Typical Application




图 9-1. Typical application block diagram

## 9.2.1 Design Requirements

#### 9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74HCS367-Q1 plus the maximum static supply current,  $I_{CC}$ , listed in *Electrical Characteristics* and any transient current required for switching. The logic device can only source as much current as is provided by the positive supply source. Be sure not to exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74HCS367-Q1 plus the maximum supply current, I<sub>CC</sub>, listed in *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current as can be sunk into its ground connection. Be sure not to exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74HCS367-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed 50 pF.

The SN74HCS367-Q1 can drive a load with total resistance described by  $R_L \geqslant V_O$  /  $I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the high state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and Cpd Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

#### CAUTION

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 9.2.1.2 Input Considerations

Input signals must cross  $V_{t-(min)}$  to be considered a logic LOW, and  $V_{t+(max)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HCS367-Q1, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k  $\Omega$  resistor value is often used due to these factors.

The SN74HCS367-Q1 has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the  $\Delta V_{T(min)}$  in the *Electrical Characteristics*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than V<sub>CC</sub> or ground is plotted in the *Typical Characteristics*.

Refer to the Feature Description section for additional information regarding the inputs for this device.

#### 9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to  $V_{\text{CC}}$  or ground.

Refer to Feature Description section for additional information regarding the outputs for this device.


#### 9.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74HCS367-Q1 to the receiving device(s).
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)})$   $\Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

## 9.2.3 Application Curve



 ${\bf 8}$  9-2. Simulated signal integrity at the reciever with different damping resistor ( ${\bf R}_{\rm d}$ ) values

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-  $\mu$  F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-  $\mu$  F and 1-  $\mu$  F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in given example layout image.

## 11 Layout

## 11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V<sub>CC</sub>, whichever makes more sense for the logic function or is more convenient.

## 11.2 Layout Example




图 11-1. Example layout for the SN74HCS367-Q1 in the PW package.



## 12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, HCMOS Design Considerations application report (SCLA007)
- Texas Instruments, CMOS Power Consumption and Cpd Calculation application report (SDYA009)
- Texas Instruments, Designing With Logic application report

### 12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 12.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 12.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 12.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 19-Dec-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74HCS367QDRQ1	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS367Q	Samples
SN74HCS367QPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS367Q	Samples
SN74HCS367QWBQBRQ1	ACTIVE	WQFN	BQB	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CS367Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 19-Dec-2021

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74HCS367-Q1:

■ Catalog: SN74HCS367

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCS367QDRQ1	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HCS367QPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HCS367QWBQBRQ1	WQFN	BQB	16	3000	180.0	12.4	2.8	3.8	1.2	4.0	12.0	Q1

www.ti.com 3-Jun-2022



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCS367QDRQ1	SOIC	D	16	2500	356.0	356.0	35.0
SN74HCS367QPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HCS367QWBQBRQ1	WQFN	BQB	16	3000	210.0	185.0	35.0

2.5 x 3.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

**INDSTNAME** 




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



**INDSTNAME** 




#### NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



**INDSTNAME** 



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司