







TPSM63604

ZHCSOX8 - APRIL 2022


TPSM63604 高密度、3V 至 36V 输入、1V 至 16V 输出、4A 同步降压直流/直流 电源模块采用增强型 HotRod™ QFN 封装

1 特性

- 提供功能安全
 - 有助于进行功能安全系统设计的文档
- 多功能 36V_{IN}、4A_{OUT} 同步降压模块
 - 集成 MOSFET、电感器和控制器
 - 可调节输出电压范围为 1V 至 16V
 - 5.0mm × 5.5mm × 4mm 超模压塑料封装
 - 具有 40°C 至 125°C 的结温范围
 - 可在 200 kHz 至 2.2 MHz 范围内调节频率
 - 负输出电压应用功能
- 在整个负载范围内具有超高效率
 - 95%+ 峰值效率
 - 具有用于提升效率的外部偏置选项
 - 关断时的静态电流为 0.6 µA (典型值)
 - 4A 负载下的典型压降为 0.5V
- 超低的传导和辐射 EMI 信号
 - 具有双输入路径和集成电容器的低噪声封装可降 低开关振铃
 - 电阻器可调开关节点压摆率
 - 符合 CISPR 11 和 32 B 类发射要求
- 适用于可扩展电源
 - 与 TPSM63606 (36V、6A) 引脚兼容
- 固有保护特性,可实现稳健设计
 - 精密使能输入和漏极开路 PGOOD 指示器(用 于时序、控制和 V_{IN} UVLO)
 - 过流和热关断保护
- 使用 TPSM63604 并借助 WEBENCH® Power Designer 创建定制设计方案

2 应用

- 测试和测量以及航天和国防
- 工厂自动化和控制
- 降压和反相降压/升压电源



3 说明

TPSM63604 源自同步降压模块系列,是一款高度集成 的 36V、4A 直流/直流解决方案,集成了多个功率 MOSFET、一个屏蔽式电感器和多个无源器件,并采 用增强型 HotRod™ QFN 封装。该模块的 VIN 和 VOUT 引脚位于封装的边角处,可优化输入和输出电 容器的放置。模块下方具有四个较大的散热焊盘,可在 制造过程中实现简单布局和轻松处理。


TPSM63604 具有 1V 到 16V 的输出电压,旨在快速、 轻松实现小尺寸 PCB 的低 EMI 设计。总体解决方案仅 需四个外部元件,并且省去了设计流程中的磁性和补偿 元件选择过程。

尽管针对空间受限型应用采用了简易的小尺寸设计, TPSM63604 模块提供了许多特性,可实现稳健的性 能:具有迟滞功能的精密使能端可实现输入电压 UVLO 调节、电阻可编程开关节点压摆率以改善 EMI、集成 VCC、自举和输入电容器以提高可靠性和密度、全负 载电流范围内恒定开关频率、负输出电压能力以及 PGOOD 指示器可实现时序控制、故障保护和输出电压 监控。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
TPSM63604	B3QFN (20)	5.0mm × 5.5mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



典型效率 (V_{OUT} = 5V, F_{SW} = 1MHz)



Table of Contents

1 特性	1	8.3 Feature Description	14
2 应用		8.4 Device Functional Modes	<mark>2</mark> 1
- <i>—,-,-</i> 3 说明		9 Applications and Implementation	<mark>22</mark>
4 Revision History		9.1 Application Information	22
5 Device Comparison Table		9.2 Typical Applications	
6 Pin Configuration and Functions		10 Power Supply Recommendations	
7 Specifications		11 Layout	<mark>3</mark> 1
7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	31
7.2 ESD Ratings		11.2 Layout Example	32
7.3 Recommended Operating Conditions		12 Device and Documentation Support	34
7.4 Thermal Information		12.1 Device Support	34
7.5 Electrical Characteristics		12.2 Documentation Support	35
7.6 System Characteristics		12.3 接收文档更新通知	35
7.7 Typical Characteristics		12.4 支持资源	35
7.8 Typical Characteristics (V _{IN} = 12 V)		12.5 Trademarks	
7.9 Typical Characteristics (V _{IN} = 24 V)		12.6 Electrostatic Discharge Caution	35
8 Detailed Description		12.7 术语表	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	36
J			

4 Revision History

DATE	REVISION	NOTES
April 2022	*	Initial release



5 Device Comparison Table

Device	Orderable Part Number	Rated Output Current	Junction Temperature Range	Spread Spectrum	Slew-Rate Control	External Sync
TPSM63602	TPSM63602RDHR	2 A	- 40°C to 125°C	No	Yes	Yes
TPSM63603	TPSM63603RDHR	3 A	- 40°C to 125°C	No	Yes	Yes
TPSM63603S	TPSM63603SRDHR	3 A	- 40°C to 125°C	Yes	Yes	Yes
TPSM63603E	TPSM63603EXTRDHR	3 A	- 55°C to 125°C	Yes	Yes	Yes
TPSM63604	TPSM63604RDLR	4 A	- 40°C to 125°C	No	Yes	Yes
TPSM63606	TPSM63606RDLR	6 A	- 40°C to 125°C	No	Yes	Yes
TPSM63606S	TPSM63606SRDLR	6 A	- 40°C to 125°C	Yes	Yes	Yes
TPSM63606E	TPSM63606EXTRDLR	6 A	- 55°C to 125°C	Yes	Yes	Yes

6 Pin Configuration and Functions




图 6-1. 20-Pin QFN RDL Package (Top View)

表 6-1. Pin Functions

Pin		Type ⁽¹⁾	Description
Name	NO.	Type	Description
VIN1, VIN2	1, 16	Р	Input supply voltage. Connect the input supply to these pins. Connect input capacitors between these pins and PGND in close proximity to the device.
SW	2	0	Switch node. Do not place any external component on this pin or connect to any signal. The amount of copper placed on this pin must be kept to a minimum to prevent issues with noise and EMI.
CBOOT	3	I/O	Bootstrap pin for the internal high-side gate driver. A 100-nF bootstrap capacitor is internally connected from this pin to SW within the module to provide the bootstrap voltage. CBOOT is brought out to use in conjunction with RBOOT to effectively lower the value of the internal series bootstrap resistance to adjust the switch-node slew rate, if necessary.
RBOOT	4	I/O	External bootstrap resistor connection. Internal to the device, a $100-\Omega$ bootstrap resistor is connected between RBOOT and CBOOT. RBOOT is brought out to use in conjunction with CBOOT to effectively lower the value of the internal series bootstrap resistance to adjust the switch-node slew rate, if necessary.
VLDOIN	5	Р	Input bias voltage. Input to the internal LDO that supplies the internal control circuits. Connect to an output voltage point to improve efficiency. Connect an optional high-quality 0.1- μ F to 1- μ F capacitor from this pin to ground for improved noise immunity. If the output voltage is above 12 V, connect this pin to ground.



表 6-1. Pin Functions (continued)

Pin		Type ⁽¹⁾	Pagarintian
Name	NO.	Type	Description
AGND	6, 11	G	Analog ground. Zero-voltage reference for internal references and logic. All electrical parameters are measured with respect to this pin. <i>These pins must be connected to PGND</i> . See † 11.2 for a recommended layout.
VCC	7	0	Internal LDO output. Used as a supply to the internal control circuits. Do not connect to any external loads. A 1- μ F capacitor internally connects from VCC to AGND.
VOUT1, VOUT2	8, 9	Р	Output voltage. These pins are connected to the internal buck inductor. Connect these pins to the output load and connect external output capacitors between these pins and PGND.
FB	10	I	Feedback input. Connect the midpoint of the feedback resistor divider to this pin. Connect the upper resistor (R_{FBT}) of the feedback divider to V_{OUT} at the desired point of regulation. Connect the lower resistor (R_{FBB}) of the feedback divider to AGND. Do not leave open or connect to ground.
RT	12	I	Frequency setting pin used to set the switching frequency between 200 kHz and 2.2 MHz by placing an external resistor from RT to AGND. Do not leave open or connect to ground.
PG	13	0	Open-drain power-good monitor output that asserts low if the FB voltage is not within the specified window thresholds. A 10-k Ω to 100-k Ω pullup resistor to a suitable voltage is required. If not used, PG can be left open or connected to GND.
EN/SYNC	14	I	Precision enable input pin. High = on, Low = off. Can be connected to VIN. Precision enable allows the pin to be used as an adjustable input voltage UVLO. It also functions as the synchronization input pin. Used to synchronize the device switching frequency to a system clock. Triggers on the rising edge of an external clock. A capacitor can be used to AC couple the synchronization signal to this pin. The module can be turned off by using an open-drain/collector device to connect this pin to AGND. Connect an external resistor divider between this pin, VIN and AGND to create an external UVLO.
NC	15	_	No connection. Tie to GND or leave open.
PGND	17, 18, 19, 20	G	Power ground. This is the return current path for the power stage of the device. Connect these pads to the input supply return, the load return, and the capacitors associated with the VIN and VOUT pins. See 节 11.2 for a recommended layout.

(1) P = Power, G = Ground, I = Input, O = Output



7 Specifications

7.1 Absolute Maximum Ratings

Limits apply over $T_J = -40^{\circ}\text{C}$ to 150°C (unless otherwise noted). (1)

Limite apply ever 15	,	MIN	MAX	UNIT
	VIN1, VIN2 to AGND, PGND	- 0.3	42	V
	RBOOT to SW	- 0.3	5.5	V
	CBOOT to SW	- 0.3	5.5	V
	VLDOIN to AGND, PGND	- 0.3	min (V _{VIN} + 0.3, 16)	V
Input voltage	EN/SYNC to AGND, PGND	- 0.3	42	V
	RT to AGND, PGND	- 0.3	5.5	V
	FB to AGND, PGND	- 0.3	16	V
	PG to AGND, PGND	0	- 0.3 42 V - 0.3 5.5 V - 0.3 5.5 V - 0.3 min (V _{VIN} + 0.3, 16) V - 0.3 42 V - 0.3 5.5 V - 0.3 16 V	V
	PGND to AGND	- 1	2	V
	VCC to AGND, PGND	- 0.3	5.5	V
Output voltage	SW to AGND, PGND ⁽²⁾	- 0.3	42	V
	VOUT1, VOUT2 to AGND, PGND	- 0.3	16	V
Input current	PG		10	mA
T _J	Junction temperature	- 40	150	°C
T _A	Ambient temperature	- 40	125	°C
T _{stg}	Storage temperature	- 55	150	°C
Peak reflow case temperate	ature		250	°C
Maximum number of reflo	ows allowed		3	
Mechanical vibration	MIL-STD-883D, Method 2007.2, 20 Hz to 2 kHz		20	G
Mechanical shock	MIL-STD-883D, Method 2002.3, 1 ms, 1/2 sine, mounted		500	G

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) A voltage of 2 V below PGND and 2 V above VIN can appear on this pin for ≤ 200 ns with a duty cycle of ≤ 0.01%.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	V
V _(ESD)	Liectrostatic discriarge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±500	'

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

Limits apply over $T_J = -40^{\circ}\text{C}$ to 125°C (unless otherwise noted).

		MIN	NOM	MAX	UNIT
Input voltage	VIN (input voltage range after start-up)	3		36	V
Input voltage	VLDOIN			min (V _{VIN} , 12)	V
Output voltage	VOUT ⁽¹⁾	1		16	V
Output current	IOUT ⁽²⁾	0		4	Α
Frequency	F _{SW} set by RT or SYNC	200		2200	kHz
Input current	PG			2	mA
Output voltage	PG			16	V
T _J	Operating junction temperature	- 40		125	°C
T _A	Operating ambient temperature	- 40		105	°C

- (1) Under no conditions should the output voltage be allowed to fall below zero volts.
- (2) Maximum continuous DC current can be derated when operating with high switching frequency, high ambient temperature, or both. Refer to the *Typical Characteristics* section for details.

7.4 Thermal Information

	Junction-to-ambient thermal resistance (TPSM63606 EVM) Junction-to-ambient thermal resistance (2) Junction-to-top characterization parameter (3) Junction-to-board characterization parameter (4)	RDL (QFN)	UNIT
	THERMAL WETRIC	20 PINS	UNII
R ₀ JA	Junction-to-ambient thermal resistance (TPSM63606 EVM)	22.6	°C/W
R ₀ JA	Junction-to-ambient thermal resistance (2)	33.1	°C/W
ψ JT	Junction-to-top characterization parameter (3)	1	°C/W
^ψ ЈВ	Junction-to-board characterization parameter (4)	12.3	°C/W

- For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.
- (2) The junction-to-ambient thermal resistance, R $_{\theta$ JA, applies to devices soldered directly to a 75-mm × 75-mm four-layer PCB with 2 oz. copper and natural convection cooling. Additional airflow and PCB copper area reduces R $_{\theta}$ JA.
- (3) The junction-to-top board characterization parameter, ψ_{JT} , estimates the junction temperature, T_J , of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7). $T_J = \psi_{JT} \times P_{DIS} + T_T$; where P_{DIS} is the power dissipated in the device and T_T is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter, Ψ_{JB}, estimates the junction temperature, T_J, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T_J = Ψ_{JB} × P_{DIS} + T_B; where P_{DIS} is the power dissipated in the device and T_B is the temperature of the board 1mm from the device.

Product Folder Links: TPSM63604



7.5 Electrical Characteristics

Limits apply over $T_J = -40^{\circ}\text{C}$ to 125°C, $V_{IN} = 24 \text{ V}$, $V_{OUT} = 3.3 \text{ V}$, $V_{LDOIN} = 5 \text{ V}$, $F_{SW} = 800 \text{ kHz}$ (unless otherwise noted). Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLT	AGE					
\ /	l	Needed to start up (over the I _{OUT} range)	3.95		36	V
V _{IN}	Input operating voltage range	Once operating (over the I _{OUT} range)	3		36	V
V _{IN_HYS}	Hysteresis ⁽¹⁾			1		V
 I _{Q_VIN}	Input operating quiescent current (non-switching)	T _A = 25°C, V _{EN/SYNC} = 3.3 V, V _{FB} = 1.5 V		7		μΑ
I _{SDN VIN}	VIN shutdown quiescent current	V _{EN/SYNC} = 0 V, T _A = 25°C		1		μΑ
ENABLE						
V _{EN_RISE}	EN voltage rising threshold		1.161	1.263	1.365	V
V _{EN_FALL}	EN voltage falling threshold			0.91		V
V _{EN_HYS}	EN voltage hysteresis		0.303	0.353	0.404	V
V _{EN_WAKE}	EN wake-up threshold		0.4			V
 _{EN}	Input current into EN/SYNC (non-switching)	V _{EN/SYNC} = 3.3 V, V _{FB} = 1.5 V		10		nA
t _{EN}	EN high to start of switching delay ⁽¹⁾			0.7		ms
VCC INTERNA						
		$3.4 \text{ V} \leq \text{V}_{\text{VLDOIN}} \leq 12.5 \text{ V}$		3.3		V
V _{CC}	Internal LDO VCC voltage	V _{VLDOIN} = 3.1 V, non-switching		3.1		V
		V _{VLDOIN} < 3.1 V ⁽¹⁾		3.6		V
V _{CC_UVLO}	VCC UVLO rising threshold	$V_{IN} < 3.6 V^{(2)}$		3.6		V
V _{CC UVLO HYS}	VCC UVLO hysteresis ⁽²⁾	Hysteresis below V _{CC UVLO}		1.1		V
I _{VLDOIN}	Input current into VLDOIN pin (non-switching) ⁽³⁾	V _{EN/SYNC} = 3.3 V, V _{FB} = 1.5 V		25	31	μA
FEEDBACK		PEN/STING THE THE				
V _{OUT}	Adjustable output voltage range	Over the I _{OUT} range	1		16	V
V _{FB}	Feedback voltage	T _A = 25°C, I _{OUT} = 0 A		1.0		V
V _{FB_ACC}	Feedback voltage accuracy	Over the V _{IN} range, V _{OUT} = 1 V, I _{OUT} = 0 A, F _{SW} = 200 kHz	- 1%		+1%	
V _{FB}	Load regulation	T_A = 25°C, 0 A \leq $I_{OUT} \leq$ 6 A		0.1%		
V _{FB}	Line regulation	$T_A = 25^{\circ}C$, $I_{OUT} = 0$ A, $4 \text{ V} \le V_{IN} \le 36 \text{ V}$		0.1%		
I _{FB}	Input current into FB	V _{FB} = 1 V		10		nA
CURRENT	<u> </u>					
I _{оит}	Output current	T _A = 25°C	0		4	Α
I _{OCL}	Output overcurrent (DC) limit threshold	A		5.9		Α
I _{L_HS}	High-side switch current limit	Duty cycle approaches 0%	6.0	7.0	8.1	Α
I _{L LS}	Low-side switch current limit		4.0	4.8	5.4	Α
I _{L_NEG}	Negative current limit			- 3		A
V _{HICCUP}	Ratio of FB voltage to in-regulation FB voltage to enter hiccup	Not during soft start		40%		
t _w	Short circuit wait time ("hiccup" time before soft start)			80		ms
SOFT START	1					
t _{SS}	Time from first SW pulse to V _{FB} at 90%	$V_{IN} \geqslant 4.2 \text{ V}$	3.5	5	7	ms
t _{SS2}	Time from first SW pulse to release of FPWM lockout if output not in regulation ⁽¹⁾	V _{IN} ≥ 4.2 V	9.5	13	17	ms
POWER GOOL	<u> </u>					
PG _{OV}	PG upper threshold - rising	% of V _{OUT} setting	105%	107%	110%	
PG _{UV}	PG lower threshold - falling	% of V _{OUT} setting	92%	94%	96.5%	
PG _{HYS}	PG threshold hysteresis (rising and falling)	% of V _{OUT} setting	3270	1.3%	00.070	
V _{IN_PG_VALID}	Input voltage for valid PG output	46- μ A pullup, V _{EN/SYNC} = 0 V	1.0	1.070		V
						v



Limits apply over $T_J = -40$ °C to 125°C, $V_{IN} = 24$ V, $V_{OUT} = 3.3$ V, $V_{LDOIN} = 5$ V, $F_{SW} = 800$ kHz (unless otherwise noted). Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{PG}	Input current into PG pin when open drain output is high	V _{PG} = 3.3 V		10		nA
I _{OV}	Pulldown current at the SW node during an overvoltage condition			0.5		mA
t _{PG_FLT_RISE}	Delay time to PG high signal		1.5	2.0	2.5	ms
t _{PG_FLT_FALL}	Glitch filter time constant for PG function			120		μs
SWITCHING F	REQUENCY				•	
f _{SW_RANGE}	Switching frequency range by RT or SYNC		200		2200	kHz
f _{SW_RT1}	Default switching frequency by R _{RT}	$R_{RT} = 66.5 \text{ k}\Omega$	180	200	220	kHz
f _{SW_RT2}	Default switching frequency by R _{RT}	R _{RT} = 5.76 kΩ	1980	2200	2420	kHz
SYNCHRONIZ	ZATION				'	
V _{EN_SYNC}	Minimum edge amplitude to sync using EN/SYNC	Rise/fall time < 30 ns			2.4	V
t _B	Blanking of EN after rising or falling edges ⁽¹⁾		4		28	μs
t _{SYNC_EDGE}	EN/SYNC signal hold time after edge for edge recognition ⁽¹⁾		100			ns
POWER STAC	GE				'	
V _{BOOT_UVLO}	Voltage on CBOOT pin relative to SW that turns off the high-side switch			2.1		V
t _{ON(min)}	Minimum ON pulse width ⁽¹⁾	V _{OUT} = 1 V, I _{OUT} = 1 A, RBOOT shorted to CBOOT		55	70	ns
t _{ON(max)}	Maximum ON pulse width ⁽¹⁾			9		μs
t _{OFF(min)}	Minimum OFF pulse width	V _{IN} = 4 V, I _{OUT} = 1 A, RBOOT shorted to CBOOT		65	85	ns
THERMAL SH	IUTDOWN				1	
T _{SHD}	Thermal shutdown threshold (1)	Temperature rising	158	168	180	°C
T _{SHD-HYS}	Thermal shutdown hysteresis (1)			10		°C
	1	1				

- (1) Parameter specified by design, statistical analysis and production testing of correlated parameters. Not production tested.
- (2) Production tested with $V_{IN} = 3 \text{ V}$.
- (3) This is the current used by the device while not switching, open loop, with FB pulled to +5% of nominal. It does not represent the total input current to the system while regulating.

7.6 System Characteristics

The following specifications apply only to the typical applications circuit, with nominal component values. Specifications in the typical (TYP) column apply to $T_J = 25^{\circ}$ C only. These specifications are not ensured by production testing.


	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
SUPPLY					
I _{IN}	Input supply current when in regulation	V _{IN} = V _{EN/SYNC} = 24 V, V _{OUT} = V _{VLDOIN} = 3.3 V, F _{SW} = 750 kHz, I _{OUT} = 0 A	15		mA
OUTPUT	VOLTAGE				
∆ V _{OUT1}	Load regulation	V _{IN} = 24 V, V _{OUT} = 3.3 V, I _{OUT} = 0.1 A to 4 A	1		mV
Δ V _{OUT2}	Line regulation	V _{OUT} = 3.3 V, V _{IN} = 4 V to 36 V, I _{OUT} = 4 A	1		mV
Δ V _{OUT3}	Load transient	V_{IN} = 24 V, V_{OUT} = 3.3 V, I_{OUT} = 1 A to 4 A at 1 A/ μ s, $C_{\text{OUT(derated)}}$ = 50 μ F	100		mV
EFFICIEN	CY				
η	Efficiency	V _{IN} = 12 V, V _{OUT} = V _{VLDOIN} = 3.3 V, I _{OUT} = 4 A, F _{SW} = 750 kHz	92.1%		
η	Efficiency	V _{IN} = 24 V, V _{OUT} = V _{VLDOIN} = 3.3 V, I _{OUT} = 4 A, F _{SW} = 750 kHz	91%		
η	Efficiency	V _{IN} = 12 V, V _{OUT} = V _{VLDOIN} = 5 V, I _{OUT} = 4 A, F _{SW} = 1 MHz	94.3%		
η	Efficiency	V _{IN} = 24 V, V _{OUT} = V _{VLDOIN} = 5 V, I _{OUT} = 4 A, F _{SW} = 1 MHz	93%		
η	Efficiency	V _{IN} = 24 V, V _{OUT} = V _{VLDOIN} = 12 V, I _{OUT} = 4 A, F _{SW} = 2 MHz	95.6%		

Product Folder Links: TPSM63604




7.7 Typical Characteristics

V_{IN} = 24 V, unless otherwise specified










7.8 Typical Characteristics ($V_{IN} = 12 V$)


Unless otherwise indicated, T_A = 25°C, VLDOIN is tied to VOUT (except for V_{OUT} = 2.5 V), and the module is soldered to a 76-mm × 63-mm, 4-layer PCB. The SOA curves are taken with $T_{J(max)}$ = 125°C and $T_{A(max)}$ = 105°C. Refer to \ddagger 9.2 for circuit designs.





7.9 Typical Characteristics ($V_{IN} = 24 \text{ V}$)

Unless otherwise indicated, T_A = 25°C, VLDOIN is tied to VOUT (except for V_{OUT} = 2.5 V), and the module is soldered to a 76-mm × 63-mm, 4-layer PCB. The SOA curves are taken with $T_{J(max)}$ = 125°C and $T_{A(max)}$ = 105°C. Refer to \ddagger 9.2 for circuit designs.





8 Detailed Description

8.1 Overview

The TPSM63604 is an easy-to-use, synchronous buck DC/DC power module designed for a wide variety of applications where reliability, small solution size, and low EMI signature are of paramount importance. With integrated power MOSFETs, a buck inductor, and PWM controller, the TPSM63604 operates over an input voltage range of 3 V to 36 V with transients as high as 42 V. The module delivers up to 6-A DC load current with high conversion efficiency and ultra-low input quiescent current in a very small solution footprint. Control loop compensation is not required, reducing design time and external component count.

With a programmable switching frequency from 200 kHz to 2.2 MHz using its RT pin or an external clock signal, the TPSM63604 incorporates specific features to improve EMI performance in noise-sensitive applications:

- · An optimized package and pinout design enables a shielded switch-node layout that mitigates radiated EMI.
- Parallel input and output paths with symmetrical capacitor layouts minimize parasitic inductance, switch-voltage ringing, and radiated field coupling
- · Resistor-programmable switch-node slew rate
- Clock synchronization and FPWM mode enable constant switching frequency across the load current range.
- Integrated power MOSFETs with enhanced gate drive control enable low-noise PWM switching.

Together, these features significantly reduce EMI filtering requirements, while helping to meet CISPR 11 and CISPR 32 Class B EMI limits for conducted and radiated emissions.


The TPSM63604 module also includes inherent protection features for robust system requirements:

- · An open-drain PGOOD indicator for power-rail sequencing and fault reporting
- Precision enable input with hysteresis, providing:
 - Programmable line undervoltage lockout (UVLO)
 - Remote ON/OFF capability
- Internally fixed output-voltage soft start with monotonic start-up into prebiased loads
- · Hiccup-mode overcurrent protection with cycle-by-cycle peak and valley current limits
- · Thermal shutdown with automatic recovery.

Leveraging a pin arrangement designed for simple layout that requires only a few external components, the TPSM63604 is specified to maximum ambient and junction temperatures of 105°C and 125°C, respectively.



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Input Voltage Range (VIN1, VIN2)

With a steady-state input voltage range from 3 V to 36 V, the TPSM63604 module is intended for step-down conversions from typical 12-V, 24-V, and 28-V input supply rails. The schematic circuit in 🗵 8-1 shows all the necessary components to implement a TPSM63604-based buck regulator using a single input supply.




图 8-1. TPSM63604 Schematic Diagram with Input Voltage Operating Range of 3 V to 36 V

The minimum input voltage required for start-up is 3.95 V. Take extra care to make sure that the voltage at the VIN pins of the module (VIN1 and VIN2) does not exceed the absolute maximum voltage rating of 42 V during line or load transient events. Voltage ringing at the VIN pins that exceeds the absolute maximum ratings can damage the IC.

Submit Document Feedback



8.3.2 Adjustable Output Voltage (FB)

The TPSM63604 has an adjustable output voltage range from 1 V up to a maximum of 16 V or slightly less than V_{IN} , whichever is lower. Setting the output voltage requires two feedback resistors, designated as R_{FBT} and R_{FBB} in 8 8-1. The reference voltage at the FB pin is set at 1 V with a feedback system accuracy over the full junction temperature range of ±1%. The junction temperature range for the device is -40° C to 125° C.

Calculate the value for R_{FBT} using 方程式 1 based on a recommended value for R_{FBB} of 10 k Ω .

$$R_{FBT} \left[k\Omega \right] = R_{FBB} \left[k\Omega \right] \cdot \left(\frac{V_{OUT} \left[V \right]}{1V} - 1 \right)$$
(1)

 \gtrsim 8-1 lists the standard resistor values for several output voltages and the recommended switching frequency range to maintain reasonable peak-to-peak inductor ripple current. This table also includes the minimum required output capacitance for each output voltage setting to maintain stability. The capacitances as listed represent *effective* values for ceramic capacitors derated for DC bias voltage and temperature. Furthermore, place a feedforward capacitor, C_{FF} , in parallel with R_{FBT} to increase the phase margin when the output capacitance is close to the minimum recommended value.

	表 8-1. Standard R _{FBT} Valu	s, Recommended	F _{SW} Range and	d Minimum C _{OUT}
--	---------------------------------------	----------------	---------------------------	----------------------------

V _{OUT} (V)	R_{FBT} $(k \Omega)^{(1)}$	Suggested F _{SW} Range (kHz)	C _{OUT(min)} (μF) (Effective)	C _{FF} (pF)	V _{OUT} (V)	R _{FBT} (k Ω)	Suggested F _{SW} Range (MHz)	C _{OUT(min)} (μF) (Effective)	C _{FF} (pF)
1	Short	300 to 500	300	_	5	40.2	0.8 to 1.2	30	22
1.2	2	400 to 600	200	_	7.5	64.9	1.2 to 1.6	25	15
1.8	8.06	500 to 700	120	100	10	90.9	1.6 to 2.0	18	_
2.5	15	650 to 900	70	68	12	110	1.7 to 2.2	12	_
3.3	23.2	700 to 950	50	47	15	140	1.8 to 2.2	10	_

(1) $R_{FBB} = 10 \text{ k} \Omega$

Note that higher feedback resistances consume less DC current. However, an upper R_{FBT} resistor value higher than 1 M Ω renders the feedback path more susceptible to noise. Higher feedback resistances generally require more careful layout of the feedback path. It is important to locate the feedback resistors close to the FB and AGND pins, keeping the feedback trace as short as possible (and away from noisy areas of the PCB). See \dagger 11.2 guidelines for more detail.

8.3.3 Input Capacitors

Input capacitors are necessary to limit the input ripple voltage to the module due to switching frequency AC currents. TI recommends using ceramic capacitors to provide low impedance and high RMS current rating over a wide temperature range. 2 gives the input capacitor RMS current. The highest input capacitor RMS current occurs at D = 0.5, at which point, the RMS current rating of the capacitors should be greater than half the output current.

$$I_{CIN,rms} = \sqrt{D \cdot \left(I_{OUT}^2 \cdot (1-D) + \frac{\Delta I_L^2}{12}\right)}$$
(2)

where

• D = V_{OUT} / V_{IN} is the module duty cycle.

Ideally, the DC and AC components of input current to the buck stage are provided by the input voltage source and the input capacitors, respectively. Neglecting inductor ripple current, the input capacitors source current of amplitude ($I_{OUT} - I_{IN}$) during the D interval and sink I_{IN} during the 1 - D interval. Thus, the input capacitors conduct a square-wave current of peak-to-peak amplitude equal to the output current. The resultant capacitive component of AC ripple voltage is a triangular waveform. Together with the ESR-related ripple component, 3 gives the peak-to-peak ripple voltage amplitude:

$$\Delta V_{IN} = \frac{I_{OUT} \cdot D \cdot (1 - D)}{F_{SW} \cdot C_{IN}} + I_{OUT} \cdot R_{ESR}$$
(3)

方程式 4 gives the input capacitance required for a particular load current:

$$C_{IN} \ge \frac{D \cdot (1 - D) \cdot I_{OUT}}{F_{SW} \cdot (\Delta V_{IN} - R_{ESR} \cdot I_{OUT})}$$
(4)

where

• ΔV_{IN} is the input voltage ripple specification.

The TPSM63604 requires a minimum of two 10-μF ceramic input capacitors, preferably with X7R or X7S dielectric and in 1206 or 1210 footprint. Additional capacitance can be required for applications to meet conducted EMI specifications, such as CISPR 11 or CISPR 32.



表 8-2 includes a preferred list of capacitors by vendor. To minimize the parasitic inductance in the switching loops, position the ceramic input capacitors in a symmetrical layout close to the VIN1 and VIN2 pins and connect the capacitor return terminals to the PGND pins using a copper ground plane under the module.

表 8-2. Recommended Ceramic Input Cap	pacitors
--------------------------------------	----------

		•	•	•	
Vendor ⁽¹⁾	Dielectric	Part Number	Case Size	Capacitance (μF) ⁽²⁾	Rated Voltage (V)
TDK	X7R	C3216X7R1H106K160AC	1206	10	50
Murata	X7S	GCM32EC71H106KA03K	1210	10	50
AVX	X7R	12105C106MAT2A	1210	10	50
Murata	X7R	GRM32ER71H106KA12L	1210	10	50

⁽¹⁾ Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table. See the *Third-Party Products Disclaimer*.

As discussed in \ddagger 10, an electrolytic bulk capacitance (68 μ F to 100 μ F) provides low-frequency filtering and parallel damping to mitigate the effects of input parasitic inductance resonating with the low-ESR, high-Q ceramic input capacitors.

8.3.4 Output Capacitors

表 8-1 lists the TPSM63604 minimum amount of required output capacitance. The effects of DC bias and temperature variation must be considered when using ceramic capacitance. For ceramic capacitors in particular, the package size, voltage rating, and dielectric material contribute to differences between the standard rated value and the actual effective value of the capacitance.

When including additional capacitance above $C_{OUT(min)}$, the capacitance can be ceramic type, low-ESR polymer type, or a combination of the two. See $\frac{1}{8}$ 8-3 for a preferred list of output capacitors by vendor.

表 6-3. Recommended Ceramic Output Capacitors						
Vendor ⁽¹⁾	Dielectric	Part Number	Case Size	Capacitance (µF) ⁽²⁾	Voltage (V)	
Murata	X7R	GRM31CZ71C226ME15L	1206	22	16	
TDK	X7R	C3225X7R1C226M250AC	1210	22	16	
Murata	X7R	GRM32ER71C226KEA8K	1210	22	16	
TDK	X6S	C3216X6S1E226M160AC	1206	22	25	
AVX	X7R	12103C226KAT4A	1210	22	25	
Murata	X7R	GRM32ER71E226ME15L	1210	22	25	
AVX	X7R	1210ZC476MAT2A	1210	47	10	
Murata	X7R	GRM32ER71A476ME15L	1210	47	10	
Murata	X6S	GRM32EC81C476ME15L	1210	47	16	
TDK	X6S	C3216X6S0G107M160AC	1206	100	4	
Murata	X6T	GRM31CD80J107MEA8L	1206	100	6.3	
Murata	X7S	GRM32EC70J107ME15L	1210	100	6.3	

表 8-3. Recommended Ceramic Output Capacitors

8.3.5 Switching Frequency (RT)

Connect a resistor, designated as R_{RT} in 8 8-1, between RT and AGND to set the swiching frequency within the range of 200 kHz to 2.2 MHz. Use 方程式 5 or refer to 7-8 to calculate 7-9 to calcul

$$R_{RT}\left[k\Omega\right] = \frac{13.46}{F_{SW}\left[MHz\right]} - 0.44$$
(5)

Refer to $\frac{1}{8}$ 8-1 or use the simplified expression in $\frac{1}{5}$ 6 to find a switching frequency that sets an inductor ripple current of 30% to 50% of the 4-A module current rating at nominal input voltage:

⁽²⁾ Nameplate capacitance values (the effective values are lower based on the applied DC voltage and temperature).

⁽¹⁾ Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in the table. See the *Third-Party Products Disclaimer*.

⁽²⁾ Nameplate capacitance values (the effective values are lower based on the applied DC voltage and temperature)

ZHCSOX8 - APRIL 2022



$$F_{SW} [MHz] \simeq 0.25 \cdot V_{OUT} [V] \cdot (1 - V_{OUT} [V] / V_{IN(nom)} [V])$$
(6)

where

V_{IN(nom)} and V_{OUT} are the nominal input voltage (typically 12 V or 24 V) and output voltage of the application, respectively.

Note that a resistor value outside of the recommended range can cause the module to shut down. This prevents unintended operation if the RT pin is shorted to ground or left open. Do not apply a pulsed signal to this pin to force synchronization. Refer to † 8.3.7 if clock synchronization is required.

8.3.6 Precision Enable and Input Voltage UVLO (EN/SYNC)

The EN/SYNC pin provides precision ON and OFF control for the TPSM63604. Once the EN/SYNC pin voltage exceeds the rising threshold and V_{IN} is above its minimum turn-on threshold, the device starts operation. The simplest way to enable the TPSM63604 is to connect EN/SYNC directly to VIN. This allows the TPSM63604 to start up when V_{IN} is within its valid operating range. However, many applications benefit from the use of an enable divider network as shown in 8.5, which establishes a precision input undervoltage lockout (UVLO). This can be used for sequencing, to prevent re-triggering the device when used with long input cables, or to reduce the occurrence of deep discharge of a battery power source. An external logic signal can also be used to drive the enable input to toggle the output on and off and for system sequencing or protection.

Calculate R_{ENB} using 方程式 7:

$$R_{ENB} [k\Omega] = R_{ENT} [k\Omega] \cdot \left(\frac{V_{EN_RISE} [V]}{V_{IN(on)} [V] - V_{EN_RISE} [V]} \right)$$
(7)

where

- A typical value for R_{ENT} is 100 k Ω .
- V_{EN RISE} is enable rising threshold voltage of 1.263 V (typical).
- V_{IN(on)} is the desired start-up input voltage.

备注

The EN/SYNC pin can also be used as an external clock synchronization input. See $\ ^+$ 8.3.7 for additional information. A blanking time of 4 μs to 28 μs is applied to the enable logic after a clock edge is detected. To effectively disable the output, the EN/SYNC input must stay low for longer than 28 μs . Any logic change within the blanking time is ignored. A blanking time is not applied when the device is in shutdown mode.

8.3.7 Frequency Synchronization (EN/SYNC)

Synchronize the internal oscillator of the TPSM63604 by AC coupling a positive clock edge to EN/SYNC, as shown in 88-1. The synchronization frequency range is 200 kHz to 2.2 MHz.

It is recommended to keep the parallel combination value of R_{ENT} and R_{ENB} in the 100-k Ω range. R_{ENT} is required for synchronization, but R_{ENB} can be left open. The external clock must be off before start-up to allow proper start-up sequencing. After a valid synchronization signal is applied for 2048 cycles, the clock frequency changes to that of the applied signal.

Referring to \boxtimes 8-2, the AC-coupled voltage edge at the EN/SYNC pin must exceed the SYNC amplitude threshold, V_{EN_SYNC} , of 2.4 V to trip the internal synchronization pulse detector. In addition, the minimum EN/SYNC rising and falling pulse durations must be longer than the SYNC signal hold time, t_{SYNC_EDGE} , of 100 ns and shorter than the minimum blanking time, t_B . Use a 3.3-V or higher amplitude pulse signal coupled through a 1-nF capacitor, designated as C_{SYNC} in \boxtimes 8-1.






图 8-2. Typical SYNC Waveform

8.3.8 Power Good Monitor (PG)

The TPSM63604 provides a power-good status signal to indicate when the output voltage is within a regulation window of 94% to 107%. The PG voltage goes low when the feedback (FB) voltage is outside of the specified PGOOD thresholds (see 37-7). This can occur during current limit and thermal shutdown, as well as when disabled and during start-up.

PG is an open-drain output, requiring an external pullup resistor to a DC supply, such as VCC or V_{OUT} . To limit current supplied by VCC, the recommended range of pullup resistance is 20 k Ω to 100 k Ω . A 120- μ s deglitch filter prevents false flag operation for short excursions of the output voltage, such as during line and load transients. When EN/SYNC is pulled low, PG is forced low and remains remains valid as long as the input voltage is above 1 V (typical). Use the PG signal for start-up sequencing of downstream regulators, as shown in 8-3, or for fault protection and output monitoring.




图 8-3. TPSM63604 Sequencing Implementation Using PG and EN/SYNC

8.3.9 Adjustable Switch-Node Slew Rate (RBOOT, CBOOT)

Adjust the switch-node slew rate of the TPSM63604 to slow the switch-node voltage rise time and improve EMI performance at high frequencies. However, slowing the rise time decreases efficiency. Care must be taken to balance the improved EMI versus the decreased efficiency.

Internal to the module, a $100-\Omega$ bootstrap resistor connects between the RBOOT and CBOOT pins as shown in 8-4. Leaving these pins open incorporates the $100-\Omega$ resistor in the bootstrap circuit, slowing the switch voltage slew rate and optimizing EMI. However, if improved EMI is not required, connect RBOOT to Short the internal resistor, thus resulting in the highest efficiency. Place a resistor across RBOOT and CBOOT to allow adjustment of the internal resistance to balance EMI and efficiency performance.






图 8-4. Internal BOOT Resistor

8.3.10 Bias Supply Regulator (VCC, VLDOIN)

VCC is the output of the internal LDO subregulator used to supply the control circuits of the TPSM63604. The nominal VCC voltage is 3.3 V. The VLDOIN pin is the input to the internal LDO. Connect this input to V_{OUT} to provide the lowest possible input supply current. If the VLDOIN voltage is less than 3.1 V, VIN1 and VIN2 directly power the internal LDO.

To prevent unsafe operation, VCC has UVLO protection that prevents switching if the internal voltage is too low. See V_{CC_UVLO} and $V_{CC_UVLO_HYS}$ in the *Electrical Characteristics*.

VCC must not be used to power external circuitry. Do not load VCC or short it to ground. VLDOIN is an optional input to the internal LDO. Connect an optional high quality 0.1-µF to 1-µF capacitor from VLDOIN to AGND for improved noise immunity.

The LDO provides the VCC voltage from one of two inputs: V_{IN} or VLDOIN. When VLDOIN is tied to ground or below 3.1 V, the LDO derives power from V_{IN} . The LDO input becomes VLDOIN when VLDOIN is tied to a voltage above 3.1 V. The VLDOIN voltage must not exceed both V_{IN} and 12 V.


方程式 8 specifies the LDO power loss reduction as:

$$P_{LDO-LOSS} = I_{LDO} \times (V_{IN-LDO} - V_{VCC})$$
(8)

The VLDOIN input provides an option to supply the LDO with a lower voltage than V_{IN} , thus minimizing the LDO input voltage relative to VCC and reducing power loss. For example, if the LDO current is 10 mA at 1 MHz with V_{IN} = 24 V and V_{OUT} = 5 V, the LDO power loss with VLDOIN tied to ground is 10 mA × (24 V - 3.3 V) = 207 mW, while the loss with VLDOIN tied to V_{OUT} is equal to 10 mA × (5 V - 3.3 V) = 17 mW - a reduction of 190 mW.

⊗ 8-5 and ⊗ 8-6 show typical efficiency plots with and without VLDOIN connected to VOUT.





8.3.11 Overcurrent Protection (OCP)

The TPSM63604 is protected from overcurrent conditions using cycle-by-cycle current limiting of the peak inductor current. The current is compared every switching cycle to the current limit threshold. During an overcurrent condition, the output voltage decreases.

The TPSM63604 employs hiccup overcurrent protection if there is an extreme overload. In hiccup mode, the TPSM63604 module is shut down and kept off for 80 ms (typical) before a restart is attempted. If an overcurrent or short-circuit fault condition still exists, hiccup repeats until the fault condition is removed. Hiccup mode reduces power dissipation under severe overcurrent conditions, thus preventing overheating and potential damage to the device. Once the fault is removed, the module automatically recovers and returns to normal operation.

8.3.12 Thermal Shutdown

Thermal shutdown is an integrated self-protection used to limit junction temperature and prevent damage related to overheating. Thermal shutdown turns off the device when the junction temperature exceeds 168°C (typical) to prevent further power dissipation and temperature rise. Junction temperature decreases after shutdown, and the TPSM63604 attempts to restart when the junction temperature falls to 158°C (typical).

8.4 Device Functional Modes

8.4.1 Shutdown Mode

The EN/SYNC pin provides ON and OFF control for the TPSM63604. When $V_{\text{EN/SYNC}}$ is below approximately 0.4 V, the device is in shutdown mode. Both the internal LDO and the switching regulator are off. The quiescent current in shutdown mode drops to 0.6 μ A (typical). The TPSM63604 also employs internal undervoltage protection. If the input voltage is below its UV threshold, the regulator remains off.

8.4.2 Standby Mode

The internal LDO for the VCC bias supply has a lower enable threshold than the regulator itself. When $V_{\text{EN/SYNC}}$ is above 1.1 V (maximum) and below the precision enable threshold of 1.263 V (typical), the internal LDO is on and regulating. The precision enable circuitry is turned on once the internal V_{CC} is above its UVLO threshold. The switching action and voltage regulation are not enabled until $V_{\text{EN/SYNC}}$ rises above the precision enable threshold.

8.4.3 Active Mode

The TPSM63604 is in active mode when V_{VCC} and $V_{EN/SYNC}$ are above their relevant thresholds and no fault conditions are present. The simplest way to enable operation is to connect EN/SYNC to V_{IN} , which allows self start-up when the applied input voltage exceeds the minimum start-up voltage.

9 Applications and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TPSM63604 synchronous buck module requires only a few external components to convert from a wide range of supply voltages to a fixed output voltage at an output current up to 4 A. To expedite and streamline the process of designing of a TPSM63604-based regulator, a comprehensive TPSM63604 quickstart calculator is available by download to assist the system designer with component selection for a given application.

9.2 Typical Applications

For the circuit schematic, bill of materials, PCB layout files, and test results of a TPSM63604-powered implementation, see the TPSM63606 EVM.

9.2.1 Design 1 - High-Efficiency 4-A Synchronous Buck Regulator for Industrial Applications

🗵 9-1 shows the schematic diagram of a 5-V, 6-A buck regulator with a switching frequency of 1 MHz. In this example, the target half-load and full-load efficiencies are 93.2% and 93%, respectively, based on a nominal input voltage of 24 V that ranges from 9 V to 36 V. A resistor R_{RT} of 13 k Ω sets the free-running switching frequency at 1 MHz. An optional SYNC input signal allows adjustment of the switching frequency from 700 kHz to 1.4 MHz for this specific application.




图 9-1. Circuit Schematic

9.2.1.1 Design Requirements

表 9-1 shows the intended input, output, and performance parameters for this application example. Note that if the input voltage decreases below approximately 5.5 V, the regulator operates in dropout with the output voltage below its 5-V setpoint.

Product Folder Links: TPSM63604



表 9-1.	Design	Parameters
--------	--------	-------------------

Design Parameter	Value
Input voltage range	9 V to 36 V
Input voltage UVLO turn on, off	6 V, 4.3 V
Output voltage	5 V
Maximum output current	4 A
Switching frequency	1 MHz
Output voltage regulation	±1%
Module shutdown current	< 1 µA

表 9-2 gives the selected buck module power-stage components with availability from multiple vendors. This design uses an all-ceramic output capacitor implementation.

表 9-2. List of Materials for Application Circuit 1

& 5 2. List of materials for Approach of Society														
Reference Designator	Qty	Specification	Manufacturer ⁽¹⁾	Part Number										
		10 μF, 50 V, X7R, 1210, ceramic	Taiyo Yuden	UMJ325KB7106KMHT										
	2	10 μΓ, 30 V, Α/Τζ, 1210, Ceramic	TDK	CNA6P1X7R1H106K										
C _{IN1} , C _{IN2}	2	10 μF, 50 V, X7S, 1210, ceramic	Murata	GCM32EC71H106KA03										
			TDK	CGA6P3X7S1H106M										
	2											47 μF, 6.3 V, X7R, 1210, ceramic	Murata	GRM32ER70J476ME20K
		47 μι, 0.5 V, Λ/ΤΛ, 1210, octamic	AVX	12106C476MAT2A										
C _{OUT1} , C _{OUT2}		47 μF, 10 V, X7R, 1210, ceramic	Murata	GRM32ER71A476ME15L										
			AVX	1210ZC476MAT2A										
		100 μF, 6.3 V, X7S, 1210, ceramic	Murata	GRM32EC70J107ME15L										
U ₁	1	TPSM63604 36-V, 4-A synchronous buck module	Texas Instruments	TPSM63604RDLR										

(1) See the Third-Party Products Disclaimer.

More generally, the TPSM63604 module is designed to operate with a wide range of external components and system parameters. However, the integrated loop compensation is optimized for a certain range of output capacitance.

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPSM63604 module with WEBENCH® Power Designer.

- Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance.
- Run thermal simulations to understand board thermal performance.
- Export customized schematic and layout into popular CAD formats.
- · Print PDF reports for the design, and share the design with colleagues.

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.1.2.2 Output Voltage Setpoint

The output voltage of a TPSM63604 module is externally adjustable using a resistor divider. A recommended value for R_{FBB} of 10 k Ω establishes a divider current of 0.1 mA. Select the value for R_{FBT} from 表 8-1 or calculate using 方程式 9:

$$R_{FBT} \left[k\Omega \right] = R_{FBB} \left[k\Omega \right] \cdot \left(\frac{V_{OUT} \left[V \right]}{1V} - 1 \right) = 10 k\Omega \cdot \left(\frac{5 V}{1V} - 1 \right) = 40 k\Omega$$
(9)

Choose the closest standard value of 40.2 k Ω for R_{FRT}.

9.2.1.2.3 Switching Frequency Selection

Connect a $13-k\,\Omega$ resistor from RT to AGND to set a switching frequency of 1 MHz, which is ideal for an output of 5 V as it establishes an inductor peak-to-peak ripple current in the range of 20% to 40% of the 4-A rated output current at a nominal input voltage of 24 V.

9.2.1.2.4 Input Capacitor Selection

The TPSM63604 requires a minimum input capacitance of 2×10 - μ F ceramic, preferably with X7R dielectric. The voltage rating of input capacitors must be greater than the maximum input voltage. For this design, select two 10- μ F, X7R, 50-V, 1210 case size, ceramic capacitors connected from VIN1 and VIN2 to PGND as close as possible to the module. See $\boxed{11-2}$ for recommneded layout placement.

9.2.1.2.5 Output Capacitor Selection

From $\frac{1}{8}$ 8-1, the TPSM63604 requires a minimum of 25 µF of effective output capacitance for proper operation at an output voltage of 5 V. Use high-quality ceramic type capacitors with sufficient voltage and temperature rating. If needed, connect additional output capacitance to reduce ripple voltage or for applications with specific load transient requirements.

For this design example, use two 47- μ F, 6.3-V or 10-V, X7R, 1210, ceramic capacitors connected close to the module from the VOUT1 and VOUT2 pins to PGND. The total effective capacitance at 5 V is approximately 52 μ F and 38 μ F at 25°C and -40°C, respectively.

9.2.1.2.6 Other Connections

Short RBOOT to CBOOT and connect VLDOIN to the 5-V output for best efficiency. To increase phase margin when using an output capacitance close to the minimum recommended in $\frac{1}{8}$ 8-1, use a feedforward capacitor, designated as C_{FF} in $\frac{1}{8}$ 9-1, across the upper feedback resistor. Based on the feedback resistor values in this application, a capacitor of 22 pF sets a zero-pole pair at 180 kHz and 900 kHz, respectively.


Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




9.2.1.3 Application Curves

Unless otherwise indicated, V_{IN} = 24 V, V_{OUT} = 5 V, I_{OUT} = 4 A (1.25- Ω resistive load), and F_{SW} = 1 MHz.









9.2.2 Design 2 - Inverting Buck-Boost Regulator with Negative Output Voltage

№ 9-10 shows the schematic diagram of an inverting buck-boost (IBB) regulator with an output of - 12 V at - 2 A and a switching frequency of 2 MHz. In this example, the target half-load and full-load efficiencies are 90% and 91.5%, respectively, based on a nominal input voltage of 12 V that ranges from 9 V to 24 V.




图 9-10. Circuit Schematic

9.2.2.1 Design Requirements

 $\bar{\chi}$ 9-3 shows the intended input, output, and performance parameters for this application example. With an IBB topology, the module sees a total current of I_{IN} + $|-I_{OUT}|$, which is highest at minimum input voltage.

2 9-3. Design Farameters						
Design Parameter	Value					
Input voltage range	9 V to 24 V					
Input voltage UVLO turn on	8.9 V					
Output voltage	- 12 V					
Full-load current	- 2 A					
Switching frequency	2 MHz					
Output voltage regulation	±1%					

表 9-3. Design Parameters

 $\overline{\mathcal{R}}$ 9-4 gives the selected buck module power-stage components with availability from multiple vendors. This design uses an all-ceramic output capacitor implementation.

表 9-4. List of Materials fo	r Application Circuit 2
-----------------------------	-------------------------

Ref Des	Qty	Specification	Manufacturer ⁽¹⁾	Part Number
C _{IN1} , C _{IN2} , C _{IN3}	3	10 μF, 50 V, X7R, 1210, ceramic	Kemet	C1210C106K5RACTU
	3	10 μr, 50 V, X/R, 1210, ceramic	TDK	CNA6P1X7R1H106K
		22 μF, 16 V, X7R, 1206, ceramic	Murata	GRM31CZ71C226ME15L
	2 22 UE 25 V Y7P 1210 coron	22 μF, 25 V, X7R, 1210, ceramic	Murata	GRM32ER71E226ME15L
C _{OUT1} , C _{OUT2}	2	22 µF, 25 V, X/K, 1210, Ceramic	AVX	12103C226KAT4A
		47 μF, 16 V, X6S, 1210, ceramic	Murata	GRM32EC81C476ME15L

Copyright © 2022 Texas Instruments Incorporated



表 9-4. List of Materials for Application Circuit 2 (continued)

Ref Des	Qty	Specification	Manufacturer ⁽¹⁾	Part Number		
U_1	1	TPSM63604 36-V, 4-A synchronous buck module	Texas Instruments	TPSM63604RDLR		

(1) See the Third-Party Products Disclaimer.

9.2.2.2 Detailed Design Procedure

9.2.2.2.1 Output Voltage Setpoint

For an output voltage of -12 V, choose upper and lower feedback resistance of 110 k Ω and 10 k Ω , respectively, using 方程式 1.

9.2.2.2.2 IBB Maximum Output Current

The achievable output current with an *IBB topology* using the TPSM63604 is $I_{OUT(max)} = I_{LDC(max)} \times (1 - D)$, where $I_{LDC(max)} = 4$ A is the rated current of the module and $D = |V_{OUT}| / (V_{IN} + |V_{OUT}|)$ is the IBB duty cycle. \boxtimes 9-11 provides the maximum output current capability as a function of input voltage for output voltage setpoints of -3.3 V, -5 V, and -12 V.

9.2.2.2.3 Switching Frequency Selection

Connect a 6.34-k Ω resistor from RT to AGND to set a switching frequency of 2 MHz, which is ideal for an output of -12 V as it establishes an inductor peak-to-peak ripple current of approximately 40% of the 4-A rated module current at the nominal input voltage of 12 V.

9.2.2.2.4 Input Capacitor Selection

Use two 10-µF, 50-V, X7R-dielectric ceramic capacitors in 1210 case size connected symmetrically from the VIN1 and VIN2 pins to PGND as close as possible to the module. More specifically, these capacitors appear from the drain of the internal high-side MOSFET to the source of the low-side MOSFET, effectively connecting from the positive input voltage to the negative output voltage terminals.

The sum of the input and output voltages, V_{IN} + | - $V_{OUT}|$, is the effective applied voltage across the capacitors. The total effective capacitance at 25°C and input voltages of 12 V and 24 V (corresponding to applied voltages of 24 V and 36 V) is approximately 12 μ F and 8 μ F, respectively. Check the capacitance versus voltage derating curve in the capacitor data sheet.

Use an additional 10- μ F, 50-V capacitor directly across the input. This capacitor is designated as C_{IN3} and connects across the VIN+ and VIN - terminals as shown in $\boxed{8}$ 9-10.

9.2.2.2.5 Output Capacitor Selection

For this IBB design example, use two 22- μ F, 25-V, X7R-dielectric ceramic capacitors in 1210 case size connected symmetrically close to the module from the VOUT1 and VOUT2 pins to PGND. The total effective capacitance is approximately 16 μ F with DC bias of 12 V.

9.2.2.2.6 Other Considerations

Short RBOOT to CBOOT and connect VLDOIN to the power stage GND terminal (corresponding to VOUT1, VOUT2 of the module) for best efficiency.


The right-half-plane zero of an IBB topology is at its lowest frequency at minimum input voltage and highest load current. Using the TPSM63604 quickstart calculator, select the output capacitance to set that the loop crossover frequency at less than one third of the lowest right-half-plane zero frequency for a given application.

Product Folder Links: TPSM63604



9.2.2.3 Application Curves

Unless otherwise indicated, V_{IN} = 12 V, V_{OUT} = - 12 V, I_{OUT} = - 2 A (6- Ω resistive load), and F_{SW} = 2 MHz.





10 Power Supply Recommendations

The TPSM63604 buck module is designed to operate over a wide input voltage range of 3 V to 36 V. The characteristics of the input supply must be compatible with the *Absolute Maximum Ratings* and *Recommended Operating Conditions* in this data sheet. In addition, the input supply must be capable of delivering the required input current to the loaded regulator circuit. Estimate the average input current with 方程式 10.

$$I_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta}$$
(10)

where

η is the efficiency.

If the module is connected to an input supply through long wires or PCB traces with a large impedance, take special care to achieve stable performance. The parasitic inductance and resistance of the input cables can have an adverse affect on module operation. More specifically, the parasitic inductance in combination with the low-ESR ceramic input capacitors form an underdamped resonant circuit, possibly resulting in instability, voltage transients, or both, each time the input supply is cycled ON and OFF. The parasitic resistance causes the input voltage to dip during a load transient. If the module is operating close to the minimum input voltage, this dip can cause false UVLO triggering and a system reset.

The best way to solve such issues is to reduce the distance from the input supply to the module and use an electrolytic input capacitor in parallel with the ceramics. The moderate ESR of the electrolytic capacitor helps damp the input resonant circuit and reduce any overshoot or undershoot at the input. A capacitance in the range of 47 $\,\mu$ F to 100 $\,\mu$ F is usually sufficient to provide input parallel damping and helps hold the input voltage steady during large load transients. A typical ESR of 0.1 $\,\Omega$ to 0.4 $\,\Omega$ provides enough damping for most input circuit configurations.

Product Folder Links: TPSM63604

omit Document Feedback



11 Layout

Proper PCB design and layout is important in high-current, fast-switching module circuits (with high internal voltage and current slew rates) to achieve reliable device operation and design robustness. Furthermore, the EMI performance of the module depends to a large extent on PCB layout.

11.1 Layout Guidelines

The following list summarizes the essential guidelines for PCB layout and component placement to optimze DC/DC module performance, including thermals and EMI signature. 图 11-1 and 图 11-2 show a recommended PCB layout for the TPSM63604 with optimized placement and routing of the power-stage and small-signal components.

- Place input capacitors as close as possible to the VIN pins. Note the dual and symmetrical arrangement of
 the input capacitors based on the VIN1 and VIN2 pins located on each side of the module package. The highfrequency currents are split in two and effectively flow in opposing directions such that the related magnetic
 fields contributions cancel each other, leading to improved EMI performance.
 - Use low-ESR 1206 or 1210 ceramic capacitors with X7R or X7S dielectric. The module has integrated dual 0402 input capacitors for high-frequency bypass.
 - Ground return paths for the input capacitors should consist of localized top-side planes that connect to the PGND pads under the module.
 - Even though the VIN pins are connected internally, use a wide polygon plane on a lower PCB layer to connect these pins together and to the input supply.
- Place output capacitors as close as possible to the VOUT pins. A similar dual and symmetrical arrangement of the output capacitors enables magnetic field cancellation and EMI mitigation.
 - Ground return paths for the output capacitors should consist of localized top-side planes that connect to the PGND pads under the module.
 - Even though the VOUT pins are connected internally, use a wide polygon plane on a lower PCB layer to connect these pins together and to the load, thus reducing conduction loss and thermal stress.
- Keep the FB trace as short as possible by placing the feedback resistors close to the FB pin. Reduce noise
 sensitivity of the output voltage feedback path by placing the resistor divider close to the FB pin, rather than
 close to the load. FB is the input to the voltage-loop error anplifier and represents a high-impedance node
 sensitive to noise. Route a trace from the upper feedback resistor to the required point of output voltage
 regulation.
- Use a solid ground plane on the PCB layer directly below the top layer with the module. This plane acts as a noise shield by minimizing the magnetic fields associated with the currents in the switching loops. Connect AGND pins 6 and 11 directly to PGND pin 19 under the module.
- Provide enough PCB area for proper heatsinking. Use sufficient copper area to acheive a low thermal impedance commensurate with the maximum load current and ambient temperature conditions. Provide adequate heatsinking for the TPSM63604 to keep the junction temperature below 150°C. For operation at full rated load, the top-side ground plane is an important heat-dissipating area. Use an array of heat-sinking vias to connect the exposed pads (PGND) of the package to the PCB ground plane. If the PCB has multiple copper layers, connect these thermal vias to inner-layer ground planes. Make the top and bottom PCB layers preferably with two-ounce copper thickness (and no less than one ounce).

11.1.1 Thermal Design and Layout

For a DC/DC module to be useful over a particular temperature range, the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The TPSM63604 module is available in a small 5.5-mm × 5-mm 20-pin QFN (RDL) package to cover a range of application requirements. The *Thermal Information* table summarizes the thermal metrics of this package with related detail provided by the *Semiconductor and IC Package Thermal Metrics Application Report*.

The 20-pin QFN package offers a means of removing heat through the exposed thermal pads at the base of the package. This allows a significant improvement in heatsinking, and it becomes imperative that the PCB is designed with thermal lands, thermal vias, and one or more ground planes to complete the heat removal



subsystem. The exposed pads of the TPSM63604 are soldered to the ground-connected copper lands on the PCB directly underneath the device package, reducing the thermal resistance to a very low value.

Preferably, use a four-layer board with 2-oz copper thickness for all layers to provide low impedance, proper shielding and lower thermal resistance. Numerous vias with a 0.3-mm diameter connected from the thermal lands to the internal and solder-side ground planes are vital to promote heat transfer. In a multi-layer PCB stack-up, a solid ground plane is typically placed on the PCB layer below the power-stage components. Not only does this provide a plane for the power-stage currents to flow, but it also represents a thermally conductive path away from the heat-generating device.

11.2 Layout Example




图 11-1. Typical Layout




图 11-2. Typical Top Layer Design

Submit Document Feedback



11.2.1 Package Specifications

表 11-1. Package Specifications Table

	VALUE	UNIT	
Weight		748	mg
Flammability	Meets UL 94 V-0		
MTBF calculated reliability	Per Bellcore TR-332, 50% stress, T _A = 40°C, ground benign	2580	MHrs

Copyright © 2022 Texas Instruments Incorporated

12 Device and Documentation Support

12.1 Device Support

12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

12.1.2 Development Support

With an input operating voltage from 3 V to 36 V and rated output current from 2 A to 6 A, the TPSM63602/3/4/6 family of synchronous buck power modules specified in 表 12-1 provides flexibility, scalability and optimized solution size for a range of applications. These modules enable DC/DC solutions with high density, low EMI and increased flexibility. Available EMI mitigation features include pseudo-random spread spectrum (PRSS), RBOOT-configured switch-node slew rate control, and integrated input bypass capacitors. All modules are rated for an ambient temperature up to 105°C.

表 12-1. Synchronous	Buck DC/DC	Power Module	Family
---------------------	-------------------	---------------------	--------

DC/DC Module	Rated I _{OUT}	Package	Dimensions	Features	EMI Mitigation	
TPSM63602	2 A	B0QFN (30)	6.0 × 4.0 × 1.8 mm			
TPSM63603		- BOQFN (50)	0.0 ^ 4.0 ^ 1.0 11111	RT adjustable F _{SW} ,	PRSS, RBOOT, integrated input, VCC, and BOOT	
TPSM63604	4 A	B3QFN (20)	5.5 × 5.0 × 4.0 mm	external synchronization	capacitors	
TPSM63606	6 A	- B3QFN (20)	3.5 ^ 3.0 ^ 4.0 11111			

For development support see the following:

- TPSM63604 Quickstart Calculator
- TPSM63604 Simulation Models
- TPSM63606 and TPSM63606S EVM User's Guide
- TPSM63606 EVM Layout Files (Altium)
- For TI's reference design library, visit the TI Reference Design library.
- For TI's WEBENCH Design Environment, visit the WEBENCH® Design Center.
- To design a low-EMI power supply, review TI's comprehensive EMI Training Series.
- To design an inverting buck-boost (IBB) regulator, visit DC/DC inverting buck-boost modules.
- TI Reference Designs:
 - Multiple Output Power Solution For Kintex 7 Application
 - Arria V Power Reference Design
 - Altera Cyclone V SoC Power Supply Reference Design
 - Space-optimized DC/DC Inverting Power Module Reference Design With Minimal BOM Count
 - 3- To 11.5-V_{IN}, -5-V_{OUT}, 1.5-A Inverting Power Module Reference Design For Small, Low-noise Systems
- Technical Articles:
 - Powering Medical Imaging Applications With DC/DC Buck Converters
 - How To Create A Programmable Output Inverting Buck-boost Regulator
- To view a related device of this product, see the LM61460 36-V, 6-A synchronous buck converter.

12.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPSM63604 module with WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}) , output voltage (V_{OUT}) , and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:



• Run electrical simulations to see important waveforms and circuit performance.

- Run thermal simulations to understand board thermal performance.
- Export customized schematic and layout into popular CAD formats.
- Print PDF reports for the design, and share the design with colleagues.

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Innovative DC/DC Power Modules selection guide
- Texas Instruments, Enabling Small, Cool and Quiet Power Modules with Enhanced HotRod™ QFN Package Technology white paper
- Texas Instruments, Benefits and Trade-offs of Various Power-Module Package Options white paper
- Texas Instruments, Simplify Low EMI Design with Power Modules white paper
- · Texas Instruments, Power Modules for Lab Instrumentation white paper
- Texas Instruments, An Engineer's Guide To EMI In DC/DC Regulators e-book
- · Texas Instruments, Soldering Considerations for Power Modules application report
- Texas Instruments, Practical Thermal Design With DC/DC Power Modules application report
- · Texas Instruments, Using New Thermal Metrics application report
- Texas Instruments, AN-2020 Thermal Design By Insight, Not Hindsight application report
- Texas Instruments, Using the TPSM53602/3/4 for Negative Output Inverting Buck-Boost Applications application report

12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.4 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.5 Trademarks

HotRod[™] and TI E2E[™] are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

Copyright © 2022 Texas Instruments Incorporated



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this datasheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 12-May-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPSM63604RDLR	ACTIVE	B3QFN	RDL	20	1000	RoHS Exempt & Green	NIPDAU	Level-3-250C-168 HR	-40 to 125	TPS63604 B1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.


Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PLASTIC QUAD FLAT PACK- NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司