

LMV1090 Dual Input, Far Field Noise Suppression Microphone Amplifier

Check for Samples: LMV1090

FEATURES

- No Loss of Voice Intelligibility ٠
- No Added Processing Delay
- Low Power Consumption
- **Differential Outputs**
- **Excellent RF Immunity**
- Adjustable 12 54dB Gain
- **Shutdown Function**
- Space-Saving 16–Bump DSBGA Package

APPLICATIONS

- Mobile Headset
- Mobile and Handheld Two-Way Radios
- **Bluetooth and Other Powered Headsets**
- Hand-held Voice Microphones
- **Cell Phones**

KEY SPECIFICATIONS

- Far Field Noise Suppression Electrical (FFNS_F at f = 1kHz): 34dB (typ)
- SNRIE 26dB (typ) ٠
- Supply Current: 600µA (typ) .
- Standby Current 0.1µA (typ)
- Signal-to-Noise Ratio (Voice band): 65dB (typ)
- Total Harmonic Distortion + Noise: 0.1% (typ)
- PSRR (217Hz): 99dB (typ)

DESCRIPTION

The LMV1090 is a fully analog dual differential input, differential output, microphone array amplifier designed to reduce background acoustic noise, while superb delivering speech claritv in voice communication applications.

The LMV1090 preserves near-field voice signals within 4cm of the microphones while rejecting far-field acoustic noise greater than 50cm from the microphones. Up to 20dB of far-field rejection is possible in a properly configured and using ±0.5dB matched microphones.

Part of the PowerWise [™] family of energy efficient solutions, the LMV1090 consumes only 600µA of supply current providing superior performance over DSP solutions consuming greater than ten times the power.

The dual microphone inputs and the processed signal output are differential to provide excellent noise immunity. The microphones are biased with an internal low-noise bias supply.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. is a trademark of ~ Texas Instruments.

All other trademarks are the property of their respective owners.



System Diagram





Typical Application



Figure 1. Typical Dual Microphone Far Field noise Cancelling Application

Connection Diagram



www.ti.com

1 2 3 4 А MIC1-MIC1+ MIC2-MIC2+ В GND LPF+ OUT+ REF Mic Bias OUT-С LPF- V_{DD} D SDA SCL I²CV_{DD} ΕN

Figure 2. 16–Bump DSBGA (Top View) See YZR0016 Package

PIN DESCRIPTIONS

Bump Number	Pin Name	Pin Function	Pin Type
A1	MIC1-	Microphone 1 negative input	Analog Input
A2	MIC1+	Microphone 1 positive input	Analog Input
A3	MIC2-	Microphone 2 negative input	Analog Input
A4	MIC2+	Microphone 2 positive input	Analog Input
B1	GND	Amplifier ground	Ground
B2	LPF+	Low Pass Filter for positive output	Analog Input
B3	OUT+	Positive optimized audio output	Analog Output
B4	REF	Reference voltage de-coupling	Analog Reference
C1	V _{DD}	Power supply	Supply
C2	LPF-	Low Pass Filter for negative output	Analog Input
C3	OUT-	Negative optimized audio output	Analog Output
C4	Mic Bias	Microphone Bias	Analog Output
D1	EN	Chip enable	Digital input
D2	SDA	l ² C data	Digital Input/Output
D3	SCL	I ² C clock Digital Input	
D4	I ² CV _{DD}	I ² C power supply	Supply



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

SNAS472I - MAY 2009 - REVISED MAY 2013

www.ti.com

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage	6.0V	
Storage Temperature		-85°C to +150°C
Power Dissipation ⁽³⁾		Internally Limited
ESD Rating ⁽⁴⁾		2000V
ESD Rating ⁽⁵⁾		200V
CDM		500V
Junction Temperature (T _{JMAX})		150°C
Mounting Temperature	Infrared or Convection (20 sec.)	235°C
Thermal Resistance	70°C/W	
Soldering Information See AN-1112 "micro	SMD Wafers Level Chin Scale Package "	

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) The maximum power dissipation must be de-rated at elevated temperatures and is dictated by T_{JMAX}, θ_{JC}, and the ambient temperature T_A. The maximum allowable power dissipation is P_{DMAX} = (T_{JMAX} - T_A) / θ_{JA} or the number given in the *Absolute Maximum Ratings*, whichever is lower. For the LMV1090, T_{JMAX} = 150°C and the typical θ_{JA} for this DSBGA package is 70°C/W. Refer to the Thermal Considerations section for more information.

(4) Human body model, applicable std. JESD22-A114C.

(5) Machine model, applicable std. JESD22-A115-A.

Operating Ratings⁽¹⁾

Supply Voltage	$2.7V \le V_{DD} \le 5.5V$
I ² CV _{DD} Supply Voltage ⁽²⁾	$1.7V \le I^2 CV_{DD} \le 5.5V$
$T_{MIN} \le T_A \le T_{MAX}$	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) The voltage at I^2CV_{DD} must not exceed the voltage on V_{DD} .

Electrical Characteristics 3.3V⁽¹⁾⁽²⁾

Unless otherwise specified, all limits specified for $T_A = 25^{\circ}$ C, $V_{DD} = 3.3$ V, $V_{IN} = 18$ m V_{P-P} , f = 1kHz, EN = V_{DD} , Pre Amp gain = 20dB, Post Amp gain = 6dB, $R_L = 100$ k Ω , and $C_L = 4.7$ pF, f = 1kHz pass through mode.

Symbol	Deremeter	Conditions	LMV	Units	
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	(Limits)
CNID	Signal to Naise Datio	V _{IN} = 18mV _{P-P} A-weighted, Audio band	63		dB
SNR	Signal-to-Noise Ralio	V _{OUT} = 18V _{P-P} , voice band (300–3400Hz)	65		dB
e _N	Input Referred Noise level	A-Weighted	5		μV _{RMS}
V _{IN}	Maximum Input Signal	THD+N < 1%, Pre Amp Gain = 6dB	880	820	mV _{P-P} (min)

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) The Electrical Characteristics tables list specified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured

(3) Typical values represent most likely parametric norms at T_A = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured

(4) Datasheet min/max specification limits are ensured by test, or statistical analysis.



SNAS472I-MAY 2009-REVISED MAY 2013

www.ti.com

Electrical Characteristics 3.3V⁽¹⁾⁽²⁾ (continued)

Unless otherwise specified, all limits specified for $T_A = 25^{\circ}C$, $V_{DD} = 3.3V$, $V_{IN} = 18mV_{P-P}$, f = 1kHz, $EN = V_{DD}$, Pre Amp gain = 20dB, Post Amp gain = 6dB, $R_L = 100k\Omega$, and $C_L = 4.7pF$, f = 1kHz pass through mode.

0	Burnington	0	LMV	Units	
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	(Limits)
Vout	Maximum AC Output Voltage	Differential Out+, Out- THD+N < 1%	1.2	1.1	V _{RMS} (min)
	DC Level at Outputs	Out+, Out-	820		mV
THD+N	Total Harmonic Distortion + Noise	Differential Out+ and Out-	0.1	0.2	% (max)
Z _{IN}	Input Impedance		142		kΩ
Z _{OUT}	Output Impedance (Differential)		220		Ω
Z _{LOAD}	Load Impedance (Out+, Out-) ⁽⁵⁾	R _{LOAD} C _{LOAD}		10 100	kΩ (min) pF (max)
A _M	Microphone Preamplifier Gain Range	6 36		dB dB	
A _{MR}	Microphone Preamplifier Gain Adjustment Resolution		2	1.7 2.3	dB (min) dB (max)
A _P	Post Amplifier Gain Range	minimum maximum	6 18		dB dB
A _{PR}	Post Amplifier Gain Resolution		3	2.6 3.4	dB (min) dB (max)
FFNS _E	Far Field Noise Suppression Electrical	f = 1kHz (See Test Methods) f = 300Hz (See Test Methods)	34 42	26	dB dB
SNRI _E	Signal-to-Noise Ratio Improvement Electrical	f = 1kHz (See Test Methods) f = 300Hz (See Test Methods)	26 33	18	dB dB
		Input Referred, Input AC grounded			
PSRR	Power Supply Rejection Ratio	$f_{RIPPLE} = 217Hz (V_{RIPPLE} = 100mV_{P-P})$	99	85	dB (min)
		$f_{RIPPLE} = 1kHz (V_{RIPPLE} = 100mV_{P-P})$	95	80	dB (min)
CMRR	Common Mode Rejection Ratio	input referred	60		dB
V _{BM}	Microphone Bias Supply Voltage	I _{BIAS} = 1.2mA	2.0	1.85 2.15	V (min) V (max)
e _{VBM}	Mic bias noise voltage on V _{REF} pin	A-Weighted, $C_B = 10nF$	7		μV _{RMS}
I _{DDQ}	Supply Quiescent Current	$V_{IN} = 0V$	0.60	0.80	mA (max)
I _{DD}	Supply Current	$V_{IN} = 25mV_{P-P}$ both inputs Noise cancelling mode	0.60		mA
I _{SD}	Shut Down Current	EN pin = GND	0.1	0.7	μA (max)
I _{DD} I ² C	I ² C supply current	I ² C Idle Mode	25	100	nA (max)
T _{ON}	Turn-On Time ⁽⁶⁾			40	ms (max)
T _{OFF}	Turn-Off Time ⁽⁶⁾			60	ms (max)

Ensured by design. Ensured by design. (5)

(6)



Electrical Characteristics 5.0V⁽¹⁾⁽²⁾

Unless otherwise specified, all limits ensured for $T_A = 25^{\circ}$ C, $V_{DD} = 5$ V, $V_{IN} = 18$ m V_{P-P} , EN = V_{DD} , Pre Amp gain = 20dB, Post Amp gain = 6dB, $R_L = 100$ k Ω , and $C_L = 4.7$ pF, f = 1kHz pass through mode.

Quarter	Demonster	O an altitla na	LMV	Units		
Symbol	Parameter	Conditions	Typical ⁽³⁾	Limit ⁽⁴⁾	(Limits)	
CND	Signal to Noice Patie	$V_{IN} = 18mV_{P-P}$ A-weighted, Audio band	63		dB	
SINK	Signal-to-moise Ratio	V _{OUT} = 18mV _{P-P} , voice band (300–3400Hz)	65		dB	
e _N	Input Referred Noise level	A-Weighted	5		μV _{RMS}	
V _{IN}	Maximum Input Signal	THD+N < 1%	880	820	mV_{P-P} (min)	
Vout	Maximum AC Output Voltage	f = 1kHz, THD+N < 1% between differential output	1.2	1.1	V _{RMS} (min)	
	DC Output Voltage		820		mV	
THD+N	Total Harmonic Distortion + Noise	Differential Out+ and Out-	0.1	0.2	% (max)	
Z _{IN}	Input Impedance		142		kΩ	
Z _{OUT}	Output Impedance		220		Ω	
A _M	Microphone Preamplifier Gain Range	minimum maximum	6 36		dB dB	
A _{MR}	Microphone Preamplifier Gain Adjustment Resolution		2	1.7 2.3	dB (min) dB (max)	
A _P	Post Amplifier Gain Range	minimum maximum	6 18		dB dB	
A _{PR}	Post Amplifier Gain Adjustment Resolution		3	2.6 3.4	dB (min) dB (max)	
FFNS _E	Far Field Noise Suppression Electrical	f = 1kHz (See Test Methods) f = 300Hz (See Test Method)	34 42	26	dB dB	
SNRI _E	Signal-to-Noise Ratio Improvement Electrical	f = 1kHz (See Test Methods) f = 300Hz (See Test Methods)	26 33	18	dB dB	
		Input Referred, Input AC grounded				
PSRR	Power Supply Rejection Ratio	$f_{RIPPLE} = 217Hz (V_{RIPPLE} = 100mV_{P-P})$	99	85	dB (min)	
		$f_{RIPPLE} = 1kHz (V_{RIPPLE} = 100mV_{P-P})$	95	80	dB (min)	
CMRR	Common Mode Rejection Ratio	input referred	60		dB	
V _{BM}	Microphone Bias Supply Voltage	I _{BIAS} = 1.2mA	2.0	1.85 2.15	V (min) V (max)	
e _{VBM}	Microphone bias noise voltage on V_{REF} pin	A-Weighted, $C_B = 10nF$	7		μV _{RMS}	
I _{DDQ}	Supply Quiescent Current	V _{IN} = 0V	0.60	0.80	mA (max)	
I _{DD}	Supply Current	$V_{IN} = 25mV_{P-P}$ both inputs Noise cancelling mode	0.60		mA	
I _{SD}	Shut Down Current EN pin = GND		0.1		μA	
I _{DD} I ² C	I ² C supply current	I ² C Idle Mode	25	100	nA (max)	
T _{ON}	Turn On Time ⁽⁵⁾			40	mA (max)	
T _{OFF}	Turn Off Time ⁽⁵⁾			60	ms (max)	

"Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of (1) device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified. The voltage at l^2CV_{DD} must not exceed the voltage on V_{DD} .

(2)

Datasheet min/max specification limits are ensured by test, or statistical analysis. (4)

(5) Ensured by design.

Typical values represent most likely parametric norms at $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of (3) product characterization and are not ensured

SNAS472I - MAY 2009 - REVISED MAY 2013

www.ti.com

Digital Interface Characteristics $I^2C_V_{DD} = 2.2V$ to $5.5V^{(1)(2)}$

The following specifications apply for V_{DD} = 5.0V and 3.3V, T_A = 25°C, 2.2V ≤ $I^2C_V_{DD}$ ≤ 5.5V, unless otherwise specified.

Symbol	Baramatar	Conditions	LMV	Units	
	Parameter	Conditions	Typical ⁽³⁾	Limits ⁽⁴⁾⁽⁵⁾	(Limits)
t ₁	I ² C Clock Period			2.5	µs (min)
t ₂	I ² C Data Setup Time			100	ns (min)
t ₃	I ² C Data Stable Time			0	ns (min)
t ₄	Start Condition Time			100	ns (min)
t ₅	Stop Condition Time			100	ns (min)
t ₆	I ² C Data Hold Time			100	ns (min)
V _{IH}	I ² C Input Voltage High	EN, SCL, SDA		$0.7 \text{xl}^2 \text{CV}_{\text{DD}}$	V (min)
VIL	I ² C Input Voltage Low	EN, SCL, SDA		$0.3 \text{xl}^2 \text{CV}_{\text{DD}}$	V (max)

(1) The Electrical Characteristics tables list specified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured

(2) The voltage at I^2CV_{DD} must not exceed the voltage on V_{DD} .

(3) Human body model, applicable std. JESD22-A114C.

(4) Machine model, applicable std. JESD22-A115-A.

(5) Datasheet min/max specification limits are ensured by test, or statistical analysis.

Digital Interface Characteristics $I^2C_V_{DD} = 1.7V$ to 2.2V

The following specifications apply for V_{DD} = 5.0V and 3.3V, T_A = 25°C, 1.7V ≤ $I^2C_V_{DD}$ ≤ 2.2V, unless otherwise specified.

Symbol	Devementer	Conditions	LMV	Units	
	Parameter	Conditions	Typical ⁽¹⁾	Limits ⁽²⁾	(Limits)
t ₁	I ² C Clock Period			2.5	µs (min)
t ₂	I ² C Data Setup Time			250	ns (min)
t ₃	I ² C Data Stable Time			0	ns (min)
t ₄	Start Condition Time			250	ns (min)
t ₅	Stop Condition Time			250	ns (min)
t ₆	I ² C Data Hold Time			250	ns (min)
VIH	I ² C Input Voltage High	EN, SCL, SDA		$0.7 \text{x} \text{I}^2 \text{CV}_{\text{DD}}$	V (min)
V _{IL}	I ² C Input Voltage Low	EN, SCL, SDA		$0.3 \text{xl}^2 \text{CV}_{\text{DD}}$	V (max)

(1) Typical values represent most likely parametric norms at $T_A = +25$ °C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured

(2) Datasheet min/max specification limits are ensured by test, or statistical analysis.

SNAS472I-MAY 2009-REVISED MAY 2013



Figure 3. FFNS_E, NFSL_E, SNRI_E Test Circuit

FAR FIELD NOISE SUPPRESSION (FFNS_E)

For optimum noise suppression the far field noise should be in a broadside array configuration from the two microphones (see Figure 22). Which means the far field sound source is equidistance from the two microphones. This configuration allows the amplitude of the far field signal to be equal at the two microphone inputs, however a slight phase difference may still exist. To simulate a real world application a slight phase delay was added to the FFNS_E test. The block diagram from Figure 17 is used with the following procedure to measure the FFNS_E.

- 1. A sine wave with equal frequency and amplitude (25mV_{P-P}) is applied to Mic1 and Mic2. Using a signal generator, the phase of Mic 2 is delayed by 1.1° when compared with Mic1.
- 2. Measure the output level in dBV (X)
- 3. Mute the signal from Mic2
- 4. Measure the output level in dBV (Y)
- 5. $FFNS_E = Y X dB$

NEAR FIELD SPEECH LOSS (NFSL_E)

For optimum near field speech preservation, the sound source should be in an endfire array configuration from the two microphones (see Figure 23). In this configuration the speech signal at the microphone closest to the sound source will have greater amplitude than the microphone further away. Additionally the signal at microphone further away will experience a phase lag when compared with the closer microphone. To simulate this, phase delay as well as amplitude shift was added to the NFSL_E test. The schematic from Figure 17 is used with the following procedure to measure the NFSL_E.

- 1. A 25mV_{P-P} and 17.25mV_{P-P} (0.69*25mV_{P-P}) sine wave is applied to Mic1 and Mic2 respectively. Once again, a signal generator is used to delay the phase of Mic2 by 15.9° when compared with Mic1.
- 2. Measure the output level in dBV (X)
- 3. Mute the signal from Mic2
- 4. Measure the output level in dBV (Y)
- 5. $NFSL_E = Y X dB$

SIGNAL TO NOISE RATIO IMPROVEMENT ELECTRICAL (SNRI_E)

The $SNRI_E$ is the ratio of $FFNS_E$ to $NFSL_E$ and is defined as:

 $SNRI_{E} = FFNS_{E} - NFSL_{E}$

(1)

SNAS472I - MAY 2009 - REVISED MAY 2013

TEXAS INSTRUMENTS

www.ti.com

Typical Performance Characteristics

Unless otherwise specified, $T_J = 25^{\circ}C$, $V_{DD} = 3.3V$, Input Voltage = $18mV_{P-P}$, f =1 kHz, pass through mode (Note 8), Pre Amp gain = 20dB, Post Amp gain = 6dB, $R_L = 100k\Omega$, and $C_L = 4.7pF$.





SNAS472I - MAY 2009 - REVISED MAY 2013

www.ti.com



Unless otherwise specified, $T_J = 25^{\circ}$ C, $V_{DD} = 3.3$ V, Input Voltage = 18mV_{P-P} , f =1 kHz, pass through mode (Note 8), Pre Amp gain = 20dB, Post Amp gain = 6dB, $R_L = 100 \text{k}\Omega$, and $C_L = 4.7 \text{pF}$.





PSRR vs

 $\label{eq:requency} \hline Frequency \\ Pre Amp Gain = 20dB, Post Amp Gain = 6dB \\ V_{RIPPLE} = 100mV_{P,P}, Mic1 = Mic2 = AC GND \\ Mic2 Pass Through Mode \\ \hline \hline \end{tabular}$



Far Field Noise Suppression Electrical



TEXAS INSTRUMENTS

www.ti.com

SNAS472I-MAY 2009-REVISED MAY 2013

Typical Performance Characteristics (continued)

Unless otherwise specified, $T_J = 25^{\circ}C$, $V_{DD} = 3.3V$, Input Voltage = $18mV_{P-P}$, f =1 kHz, pass through mode (Note 8), Pre Amp gain = 20dB, Post Amp gain = 6dB, $R_L = 100k\Omega$, and $C_L = 4.7pF$.





APPLICATION DATA

INTRODUCTION

www.ti.com

The LMV1090 is a fully analog single chip solution to reduce the far field noise picked up by microphones in a communication system. A simplified block diagram is provided in Figure 17.



Figure 17. Simplified Block Diagram of the LMV1090

The output signal of the microphones is amplified by a pre-amplifier with adjustable gain between 6dB and 36dB. After the signals are matched the analog noise cancelling suppresses the far field noise signal. The output of the analog noise cancelling processor is amplified in the post amplifier with adjustable gain between 6dB and 18dB. For optimum noise and EMI immunity, the microphones have a differential connection to the LMV1090 and the output of the LMV1090 is also differential. The adjustable gain functions can be controlled via I²C.

Power Supply Circuits

A low drop-out (LDO) voltage regulator in the LMV1090 allows the device to be independent of supply voltage variations.

The Power On Reset (POR) circuitry in the LMV1090 requires the supply voltage to rise from 0V to V_{DD} in less than 100ms.

The Mic Bias output is provided as a low noise supply source for the electret microphones. The noise voltage on the Mic Bias microphone supply output pin depends on the noise voltage on the internal the reference node. The de-coupling capacitor on the V_{REF} pin determines the noise voltage on this internal reference. This capacitor should be larger than 1nF; having a larger capacitor value will result in a lower noise voltage on the Mic Bias output.

Most of the logic levels for the digital control interface are relative to I^2CV_{DD} voltage. This eases interfacing to the micro controller of the application containing the LMV1090. The supply voltage on the I^2CV_{DD} pin must never exceed the voltage on the V_{DD} pin.

Only the four pins that determine the default power up gain have logic levels relative to V_{DD}.

Shutdown Function

As part of the Powerwise[™] family, the LMV1090 consumes only 0.50mA of current. In many applications the part does not need to be continuously operational. To further reduce the power consumption in the inactive period, the LMV1090 provides two individual microphone power down functions. When either one of the shutdown functions is activated the part will go into shutdown mode consuming only a few µA of supply current.

SHUTDOWN VIA HARDWARE PIN

The hardware shutdown function is operated via the EN pin. In normal operation the EN pin must be at a 'high' level (V_{DD}). Whenever a 'low' level (GND) is applied to the EN pin the part will go into shutdown mode disabling all internal circuits.

Gain Balance and Gain Budget

In systems where input signals have a high dynamic range, critical noise levels or where the dynamic range of the output voltage is also limited, careful gain balancing is essential for the best performance. Too low of a gain setting in the preamplifier can result in higher noise levels while too high of a gain setting in the preamplifier will result in clipping and saturation in the noise cancelling processor and output stages.

TEXAS INSTRUMENTS

SNAS472I-MAY 2009-REVISED MAY 2013

www.ti.com

The gain ranges and maximum signal levels for the different functional blocks are shown in Figure 18. Two examples are given as a guideline on how to select proper gain settings.



Figure 18. Maximum Signal Levels

Example 1

An application using microphones with $50mV_{P-P}$ maximum output voltage, and a baseband chip after the LMV1091 with $1.5V_{P-P}$ maximum input voltage.

For optimum noise performance, the gain of the input stage should be set to the maximum.

- 1. $50mV_{P-P}$ +36 dB = 3.1V_{P-P}.
- 2. $3.1V_{P,P}$ is higher than the maximum $1.4V_{P,P}$ allowed for the Noise Cancelling Block (NCB). This means a gain lower than 29.5dB should be selected.
- 3. Select the nearest lower gain from the gain settings shown in Table 4, 28dB is selected. This will prevent the NCP from being overloaded by the microphone. With this setting, the resulting output level of the Pre Amplifier will be 1.26V_{P-P}.
- 4. The NCB has a gain of 0dB which will result in 1.26V_{P-P} at the output of the LMV1091. This level is less than maximum level that is allowed at the input of the post amp of the LMV1091.
- 5. The baseband chip limits the maximum output voltage to 1.5V_{P-P} with the minimum of 6dB post amp gain, this results in requiring a lower level at the input of the post amp of 0.75V_{P-P}. Now calculating this for a maximum preamp gain, the output of the preamp must be no more than 0.75V_{P-P}.
- 6. Calculating the new gain for the preamp will result in <23.5dB gain.
- 7. The nearest lower gain will be 22dB.

So using preamp gain = 22dB and postamp gain = 6dB is the optimum for this application.

Example 2

An application using microphones with $10mV_{P-P}$ maximum output voltage, and a baseband chip after the LMV1090 with $3.3V_{P-P}$ maximum input voltage.

For optimum noise performance we would like to have the maximum gain at the input stage.

- 1. $10mV_{P-P} + 36dB = 631mV_{P-P}$.
- 2. This is lower than the maximum $1.5V_{P-P}$ so this is OK.
- 3. The NCB has a gain of 0dB which will result in 1.5V_{P-P} at the output of the LMV1091. This level is lower than maximum level that is allowed at the input of the Post Amp of the LMV1091.
- 4. With a Post Amp gain setting of 6dB the output of the Post Amp will be 3V_{P-P} which is OK for the baseband.
- 5. The nearest lower Post Amp gain will be 6dB.

So using preamp gain = 36dB and postamp gain = 6dB is optimum for this application.



I²C Compatible Interface

The LMV1090 is controlled through an I²C compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock line are uni-directional. *The LMV1090 and the master can communicate at clock rates up to 400kHz. Figure 19 shows the I²C Interface timing diagram. Data on the SDA line must be stable during the HIGH period of SCL. The LMV1090 is a transmit/receive slave-only device, reliant upon the master to generate the SCL signal. Each transmission sequence is framed by a START condition and a STOP condition (Figure 20). The data line is 8 bits long and is always followed by an acknowledge pulse (Figure 21).

I²C Compatible Interface Power Supply Pin (I²CV_{DD})

The LMV1090 I²C interface is powered up through the I²CV_{DD} pin. The LMV1090 I²C interface operates at a voltage level set by the I²CV_{DD} pin which can be set independent to that of the main power supply pin V_{DD}. This is ideal whenever logic levels for the I²C Interface are dictated by a microcontroller or microprocessor that is operating at a lower supply voltage than the main battery of a portable system.

I²C Bus Format

The I²C bus format is shown in Figure 21. The START signal, the transition of SDA from HIGH to LOW while SCL is HIGH is generated, alerting all devices on the bus that a device address is being written to the bus. The 7-bit device address is written to the bus, most significant bit (MSB) first followed by the R/W bit, R/W = 0 indicates the master is writing to the slave device, R/W = 1 indicates the master wants to read data from the slave device. Set R/W = 0; the LMV1090 is a WRITE-ONLY device and will not respond to the R/W = 1. The data is latched in on the rising edge of the clock. Each address bit must be stable while SCL is HIGH. After the last address bit is transmitted, the mater device release SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LMV1090 receives the correct address, the device pulls the SDA line low, generating an acknowledge bit (ACK)

Once the master device registers the ACK bit, the 8-bit register data word is sent. Each data bit should be stable while SCL is HIGH. After the 8-bit register data word is sent, the LMV1090 sends another ACK bit. Following the acknowledgement of the last register data word, the master issues a STOP bit, allowing SDA to go high while SCL is high.



Figure 19. I²C Timing Diagram

*The data line is bi-directional (open drain)



Figure 20. I²C Start Stop Conditions



Figure 21. Start and Stop Diagram

Table 1. Chip Address

	B7	B6	B5	B4	B3	B2	B1	B0/W
Chip Address	1	1	0	0	1	1	1	0

Table 2. I²C Register Description

Address B[7]	Reg.	Bits	Description					
		Gain setting for the pre amplifier from 6dB up to 36dB in 2dB steps						
			0000	6dB				
			0001	8dB				
			0010	10dB				
			0011	12dB				
			0100	14dB				
			0101	16dB				
			0110	18dB				
		[0.0]	0111	20dB	0000			
		[3:0]	1000	22dB	0000			
	A		1001	24dB				
			1010	26dB				
			1011	28dB				
0			1100	30dB				
			1101	32dB				
			1110	34dB				
			1111	36dB				
		Gain s	setting for the post	amplifier from 6dB to 18dB in 3dB steps				
			000	6dB				
			001	9dB				
			010	12dB				
			011	15dB				
		[6:4]	100	18dB	000			
			101	18dB				
			110	18dB				
			111	18dB				
			111	18dB				



SNAS472I - MAY 2009 - REVISED MAY 2013

Address B[7]	Reg.	Bits		Description			
		[1:0]	B[0] = mute m (0 = microphe	nic 1 and B[1] = mute mic 2 one on)	00		
		[3:2]	3:2] Mic enable bits, B[3] = enable Mic 2, B[2] = enable Mic 1 (1 = enable), B3 and B2 both 0 = disable Mic 1 and Mic 2		00		
				Mic select bits			
1	В		00	Noise cancelling mode			
		[5:4]	01	Only Mic 1 enabled (pass through)	00		
			10	Only Mic 2 enabled (pass through)	00		
			11	Mic 1 + Mic 2			
		[6]		Not Used			

Table 2. I²C Register Description (continued)

Microphone Placement

Because the LMV1090 is a microphone array Far Field Noise Reduction solution, proper microphone placement is critical for optimum performance. Two things need to be considered: The spacing between the two microphones and the position of the two microphones relative to near field source

If the spacing between the two microphones is too small near field speech will be canceled along with the far field noise. Conversely, if the spacing between the two microphones is large, the far field noise reduction performance will be degraded. The optimum spacing between Mic 1 and Mic 2 is 1.5-2.5cm. This range provides a balance of minimal near field speech loss and maximum far field noise reduction. The microphones should be in line with the desired sound source 'near speech' and configured in an endfire array (see Figure 23) orientation from the sound source. If the 'near speech' (desired sound source) is equidistant to the source like a broadside array (see Figure 22) the result will be a great deal of near field speech loss.



WRONG

Figure 22. Broadside Array (WRONG)



Figure 23. Endfire Array (CORRECT)



Low-Pass Filter At The Output

At the output of the LMV1090 there is a provision to create a 1st order low-pass filter (only enabled in 'Noise Cancelling' mode). This low-pass filter can be used to compensate for the change in frequency response that results from the noise cancellation process. The change in frequency response resembles a first-order high-pass filter, and for many of the applications it can be compensated by a first-order low-pass filter with cutoff frequency between 1.5kHz and 2.5kHz.

The transfer function of the low-pass filter is derived as:

$$H(s) = \frac{Post Amplifier gain}{sR_fC_f+1}$$

(2)

This low-pass filter is created by connecting a capacitor between the LPF pin and the OUT pin of the LMV1090. The value of this capacitor also depends on the selected output gain. For different gains the feedback resistance in the low-pass filter network changes as shown in Table 3.

This will result in the following values for a cutoff frequency of 2000 Hz:

•		
Post Amplifier Gain Setting (dB)	R _f (kΩ)	C _f (nF)
6	20	3.9
9	29	2.7
12	40	2.0
15	57	1.3
18	80	1.0

Table 3. Low-Pass Filter Capacitor For 2kHz

A-Weighted Filter

The human ear is sensitive for acoustic signals within a frequency range from about 20Hz to 20kHz. Within this range the sensitivity of the human ear is not equal for each frequency. To approach the hearing response, weighting filters are introduced. One of those filters is the A-weighted filter.

The A-weighted filter is used in signal to noise measurements, where the wanted audio signal is compared to device noise and distortion.

The use of this filter improves the correlation of the measured values to the way these ratios are perceived by the human ear.



Figure 24. A-Weighted Filter



Measuring Noise and SNR

The overall noise of the LMV1090 is measured within the frequency band from 10Hz to 22kHz using an A-weighted filter. The Mic+ and Mic- inputs of the LMV1090 are AC shorted between the input capacitors, see Figure 25.



Figure 25. Noise Measurement Setup

For the signal to noise ratio (SNR) the signal level at the output is measured with a 1kHz input signal of $18mV_{P-P}$ using an A-weighted filter. This voltage represents the output voltage of a typical electret condenser microphone at a sound pressure level of 94dB SPL, which is the standard level for these measurements. The LMV1090 is programmed for 26dB of total gain (20dB preamplifier and 6dB postamplifier) with only Mic1 or Mic2 used. (See also I²C Compatible Interface).

The input signal is applied differentially between the Mic+ and Mic-. Because the part is in Pass Through mode the low-pass filter at the output of the LMV1090 is disabled.

TEXAS INSTRUMENTS

www.ti.com

SNAS472I-MAY 2009-REVISED MAY 2013

Table 4. Revision History

Rev	Date	Description
1.0	07/01/09	Initial released.
1.01	07/10/09	Deleted the Limit values (on Zin) from both the 3.3V and 5V EC tables.
1.02	07/30/09	Edited the package dimensions (X1, X2, and X3).
1.03	09/02/09	Deleted the "Measurement Setup" paragraph.
1.04	10/12/09	Text edits.
1.05	10/15/09	Deleted the input limits on Zin (both from the 3.3V and 5.0V).
1.06	10/29/09	Text edits.
1.07	07/02/10	Edited curves 30083357 and 30083358.
I	05/02/13	Changed layout of National Data Sheet to TI format



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMV1090TL/NOPB	NRND	DSBGA	YZR	16	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	ZA3	
LMV1090TLX/NOPB	NRND	DSBGA	YZR	16	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	ZA3	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV1090TL/NOPB	DSBGA	YZR	16	250	178.0	8.4	2.08	2.08	0.76	4.0	8.0	Q1
LMV1090TLX/NOPB	DSBGA	YZR	16	3000	178.0	8.4	2.08	2.08	0.76	4.0	8.0	Q1



PACKAGE MATERIALS INFORMATION

5-Nov-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV1090TL/NOPB	DSBGA	YZR	16	250	208.0	191.0	35.0
LMV1090TLX/NOPB	DSBGA	YZR	16	3000	208.0	191.0	35.0

YZR0016



B. This drawing is subject to change without notice.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated