







TMUX7208, TMUX7209

ZHCSLO9E - JULY 2020 - REVISED JANUARY 2022

# 具有 1.8V 逻辑电平和闩锁效应抑制的 TMUX720x 44V、8:1 单通道和 4:1 2 通道 精密多路复用器

# 1 特性

闩锁效应抑制

双电源电压范围: ±4.5V 至 ±22V 单电源电压范围: 4.5V 至 44V

低导通电阻:4Ω 低电荷注入:3pC

高电流支持:400mA(最大值)(WQFN) 高电流支持:300mA(最大值)(TSSOP)

-40°C 至 +125°C 工作温度

1.8V 逻辑兼容输入

逻辑引脚上的集成下拉电阻器

失效防护逻辑

轨到轨运行

双向信号路径

先断后合开关

### 2 应用

- 工厂自动化和控制
- 可编程逻辑控制器 (PLC)
- 模拟输入模块
- 半导体测试设备
- 电池测试设备
- 超声波扫描仪
- 患者监护和诊断
- 光纤网络
- 光学测试设备
- 有线网络
- 数据采集系统 (DAQ)

# 3 描述


TMUX7208 是一款 8:1 精密单通道多路复用器: TMUX7209 是一款 4:1 2 通道多路复用器,具有 低导通电阻和电荷注入。此器件在单电源(4.5V 至 44V)、双电源(±4.5V 至 ±22V)或非对称电源(例 如  $V_{DD} = 12V$ , $V_{SS} = -5V$ )供电时均能正常运行。 TMUX720x 可在源极 (Sx) 和漏极 (D) 引脚上支持从 V<sub>SS</sub> 到 V<sub>DD</sub> 范围的双向模拟和数字信号。

TMUX720x 是精密开关和多路复用器系列器件,具 有非常低的导通和关断泄漏电流,因此可用于高精度测 量应用。TMUX72xx 系列具有抗闩锁特性,可防止器 件内寄生结构之间通常由过压事件引起的大电流不良事 件。闩锁状态通常会一直持续到电源轨关闭为止,并可 能导致器件故障。抗闩锁特性使得 TMUX72xx 系列开 关和多路复用器能够在恶劣的环境中使用。

### 器件信息(1)

	HAII IM 101		
器件型号	封装	封装尺寸(标称值)	
TMUX7208	TSSOP (16) (PW)	5.00mm × 4.40mm	
TMUX7209	WQFN (16) (RUM)	4.00mm × 4.00mm	

如需了解所有可用封装,请参阅数据表末尾的封装选项附录。



TMUX7208 和 TMUX7209 方框图

English Data Sheet: SCDS418



# **Table of Contents**

1 特性			
		8.8 Propagation Delay 8.9 Charge Injection	
		8.10 Off Isolation	
4 Revision History		8.11 Crosstalk	
5 Device Comparison Table		8.12 Bandwidth	
6 Pin Configuration and Functions		8.13 THD + Noise	
7 Specifications		8.14 Power Supply Rejection Ratio (PSRR)	
7.1 Absolute Maximum Ratings		9 Detailed Description	
7.2 ESD Ratings		9.1 Overview	
7.3 Thermal Information		9.2 Functional Block Diagram	28
7.4 Recommended Operating Conditions		9.3 Feature Description	
7.5 Source or Drain Continuous Current		9.4 Device Functional Modes	
7.6 ±15 V Dual Supply: Electrical Characteristics	8	9.5 Truth Tables	
7.7 ±15 V Dual Supply: Switching Characteristics		10 Application and Implementation	31
7.8 ±20 V Dual Supply: Electrical Characteristics		10.1 Application Information	
7.9 ±20 V Dual Supply: Switching Characteristics		10.2 Typical Application	
7.10 44 V Single Supply: Electrical Characteristics .		11 Power Supply Recommendations	
7.11 44 V Single Supply: Switching Characteristics .		12 Layout	34
7.12 12 V Single Supply: Electrical Characteristics .		12.1 Layout Guidelines	34
7.13 12 V Single Supply: Switching Characteristics .		12.2 Layout Example	
7.14 Typical Characteristics		13 Device and Documentation Support	
8 Parameter Measurement Information		13.1 Documentation Support	36
8.1 On-Resistance		13.2 接收文档更新通知	
8.2 Off-Leakage Current	21	13.3 支持资源	
8.3 On-Leakage Current		13.4 Trademarks	
8.4 Transition Time		13.5 Electrostatic Discharge Caution	
8.5 t <sub>ON(EN)</sub> and t <sub>OFF(EN)</sub>		13.6 术语表	
8.6 Break-Before-Make	23	14 Mechanical, Packaging, and Orderable	
8.7 t <sub>ON (VDD)</sub> Time		Information	36
4 Revision History 注:以前版本的页码可能与当前版本的页码不同			
	o Rovis	sion E / January 2022)	Page
Changes from Revision D (September 2021) t	o Revis	sion E (January 2022)	
Changes from Revision D (September 2021) t	o Revis	sion E (January 2022)	
Changes from Revision D (September 2021) t			Page30
Changes from Revision D (September 2021) t  Updated the <i>Truth Tables</i> section  Changes from Revision C (April 2021) to Revi	ision D	(September 2021)	30
Changes from Revision D (September 2021) t  Updated the <i>Truth Tables</i> section	ision D 态从 <i>预</i> /	(September 2021) 发布 更改为 <i>正在供货</i>	30 Page
Changes from Revision D (September 2021) t  Updated the <i>Truth Tables</i> section	ision D 态从 <i>预》</i>	(September 2021) 发布 更改为 <i>正在供货</i>	Page
Changes from Revision D (September 2021) t  Updated the <i>Truth Tables</i> section	i <b>sion D</b> 态从 <i>预2</i> Logic Pi	(September 2021) 发布更改为 <i>正在供货</i> ins section	Page16
Changes from Revision D (September 2021) t  Updated the <i>Truth Tables</i> section	sion D 态从 <i>预</i> 2 Logic Pi	(September 2021) 发布更改为 <i>正在供货</i> ins section.	Page
Changes from Revision D (September 2021) t  Updated the <i>Truth Tables</i> section	sion D 态从 <i>预</i> 2 Logic Pi	(September 2021) 发布更改为 <i>正在供货</i> ins section	Page
Changes from Revision D (September 2021) t  Updated the Truth Tables section	i <b>sion D</b> 态从 <i>预之</i> Logic Pi on	(September 2021) 发布 更改为 <i>正在供货</i> ins section	Page
Changes from Revision D (September 2021) t  Updated the Truth Tables section	ision D 态从 <i>预</i> 2 Logic Pi on res in th	(September 2021) 发布更改为 <i>正在供货</i> ins section	Page16282935
Changes from Revision D (September 2021) t  Updated the Truth Tables section	ision D 态从 <i>预</i> 2 Logic Pi on res in th	(September 2021) 发布更改为 <i>正在供货</i> ins section	Page
Changes from Revision D (September 2021) t  Updated the Truth Tables section	ision D 态从 <i>预</i> 2 Logic Pi on Ires in th	(September 2021) 发布 更改为 正在供货 ins section	Page
Changes from Revision D (September 2021) t  Updated the Truth Tables section	sion D 态从 <i>预</i> 2 Logic Pi on res in th	(September 2021) 发布更改为正在供货 ins section ne Layout Example section (April 2021)	Page
Changes from Revision D (September 2021) t  Updated the Truth Tables section	sion D 态从 <i>预</i> 2 Logic Pi on res in th	(September 2021) 发布 更改为 正在供货 ins section	Page
Changes from Revision D (September 2021) t  Updated the Truth Tables section	sion D 态从 <i>预</i> 2 Logic Pi on res in th	(September 2021) 发布更改为正在供货 ins section	Page
Changes from Revision D (September 2021) t  Updated the Truth Tables section	ision D 态从 <i>预</i> 2 Logic Pi on ires in the ision C	(September 2021) 发布更改为正在供货 ins section	Page
Changes from Revision D (September 2021) to Updated the Truth Tables section	ision D 态从 <i>预</i> 2 Logic Pi on ires in the ision C	(September 2021) 发布 更改为 正在供货 ins section ne Layout Example section (April 2021) B (April 2021)	Page



### www.ti.com.cn


•	Added I <sub>DC</sub> specs for QFN package in Source or Drain Continuous Current table	7
•	Updated V <sub>DD</sub> rise time value from 100ns to 1µs in T <sub>ON(VDD)</sub> test condition	9
	Updated C <sub>L</sub> value from 1nF to 100pF in Charge Injection test condition	



# **5 Device Comparison Table**

PRODUCT	DESCRIPTION
TMUX7208	Low-Leakage-Current, Precision, 8:1, 1-Ch. multiplexer
TMUX7209	Low-Leakage-Current, Precision, 4:1, 2-Ch. multiplexer

# **6 Pin Configuration and Functions**






图 6-1. TMUX7208: PW Package 16-Pin TSSOP Top 图 6-2. TMUX7208: RUM Package 16-Pin WQFN Top View

表 6-1. TMUX7208 Pin Functions

NAME	PW NO.	RUM NO.	TYPE <sup>(1)</sup>	DESCRIPTION <sup>(2)</sup>		
A0	1	15	ı	Logic control input, has internal 4 M $\Omega$ pull-down resistor. Controls the switch configuration as shown in $\#$ 9.5.		
A1	16	14	ı	Logic control input, has internal 4 M $\Omega$ pull-down resistor. Controls the switch configuration as shown in $\#$ 9.5.		
A2	15	13	I	Logic control input, has internal 4 M $\Omega$ pull-down resistor. Controls the switch configuration as shown in $\+ \!$		
D	8	6	I/O	Drain pin. Can be an input or output.		
EN	2	16	I	Active high logic enable, has internal 4 M $\Omega$ pull-down resistor. When this pin is low, all switches are turned off. When this pin is high, the Ax logic input determines which switch is turned on.		
GND	14	12	Р	Ground (0 V) reference.		
S1	4	2	I/O	Source pin 1. Can be an input or output.		
S2	5	3	I/O	Source pin 2. Can be an input or output.		
S3	6	4	I/O	Source pin 3. Can be an input or output.		
S4	7	5	I/O	Source pin 4. Can be an input or output.		
S5	12	10	I/O	Source pin 5. Can be an input or output.		
S6	11	9	I/O	Source pin 6. Can be an input or output.		
S7	10	8	I/O	Source pin 7. Can be an input or output.		
S8	9	7	I/O	Source pin 8. Can be an input or output.		
VDD	13	11	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu F$ to 10 $\mu F$ between $V_{DD}$ and GND.		
VSS	3	1	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>SS</sub> and GND.		
Thermal P	ad		_	The thermal pad is not connected internally. It is recommended that the pad be tied to GND or VSS for best performance.		

- (1) I = input, O = output, I/O = input and output, P = power.
- (2) Refer to 节 9.4 for what to do with unused pins.






图 6-3. TMUX7209: PW Package 16-Pin TSSOP Top 图 6-4. TMUX7209: RUM Package 16-Pin WQFN Top View

### 表 6-2. TMUX7209 Pin Functions

NAME	PW NO.	RUM NO.	TYPE <sup>(1)</sup>	DESCRIPTION <sup>(2)</sup>		
A0	1	15	1	Logic control input, has internal pull-down resistor. Controls the switch configuration as shown in 节 9.5.		
A1	16	14	I	Logic control input, has internal pull-down resistor. Controls the switch configuration as shown in 节 9.5.		
DA	8	6	I/O	Drain Terminal A. Can be an input or an output.		
DB	9	7	I/O	Drain Terminal B. Can be an input or an output.		
EN	2	16	1	Active high logic enable, has internal pull-up resistor. When this pin is low, all switches are turned off. When this pin is high, the Ax logic input determines which switch is turned on.		
GND	15	13	Р	Ground (0 V) reference.		
S1A	4	2	I/O	Source pin 1A. Can be an input or output.		
S1B	13	11	I/O	Source pin 1B. Can be an input or output.		
S2A	5	3	I/O	Source pin 2A. Can be an input or output.		
S2B	12	10	I/O	Source pin 2B. Can be an input or output.		
S3A	6	4	I/O	Source pin 3A. Can be an input or output.		
S3B	11	9	I/O	Source pin 3B. Can be an input or output.		
S4A	7	5	I/O	Source pin 4A. Can be an input or output.		
S4B	10	8	I/O	Source pin 4B. Can be an input or output.		
VDD	14	12	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu F$ to 10 $\mu F$ between $V_{DD}$ and GND.		
VSS	3	1	P	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>SS</sub> and GND.		
Thermal Pad			_	The thermal pad is not connected internally. It is recommended that the pad be tied to GND or VSS for best performance.		

<sup>(1)</sup> I = input, O = output, I/O = input and output, P = power.

<sup>(2)</sup> Refer to 节 9.4 for what to do with unused pins.



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V <sub>DD</sub> – V <sub>SS</sub>			48	V
$V_{DD}$	Supply voltage	-0.5	48	V
V <sub>SS</sub>		-48	0.5	V
V <sub>ADDRESS</sub> or V <sub>EN</sub>	Logic control input pin voltage (EN, A0, A1, A2)	-0.5	48	V
I <sub>ADDRESS</sub> or I <sub>EN</sub>	Logic control input pin current (EN, A0, A1, A2)	-30	30	mA
V <sub>S</sub> or V <sub>D</sub>	Source or drain voltage (Sx, D)	V <sub>SS</sub> -0.5	V <sub>DD</sub> +0.5	V
I <sub>IK</sub>	Diode clamp current <sup>(3)</sup>	-30	30	mA
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)		I <sub>DC</sub> + 10 % <sup>(4)</sup>	mA
T <sub>A</sub>	Ambient temperature	-55	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C
T <sub>J</sub>	Junction temperature		150	°C
Р	Total power dissipation (QFN package) <sup>(5)</sup>		1650	mW
P <sub>tot</sub>	Total power dissipation (TSSOP package) <sup>(5)</sup>		700	mW

- (1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (4) Refer to Source or Drain Continuous Current table for I<sub>DC</sub> specifications.
- (5) For QFN package: P<sub>tot</sub> derates linearily above T<sub>A</sub> = 70°C by 24.4mW/°C. For TSSOP package: P<sub>tot</sub> derates linearily above T<sub>A</sub> = 70°C by 10.8mW/°C.

### 7.2 ESD Ratings

			VALUE	UNIT	
TMUX72	08 in PW package				
V	Clastrostatia diapharea	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V	
TMUX72	9 in PW package	·			
V	Clastrostatia diapharea	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±1500	V	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V	
TMUX72	08 and TMUX7209 in RUM package	·			
.,	Clastrostatia diapharea	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±1000	V	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 7.3 Thermal Information

		TMU	TMUX720x			
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	RUM (WQFN)	UNIT		
		16 PINS	16 PINS			
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	93.5	41.2	°C/W		
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	24.9	24.5	°C/W		
R <sub>0JB</sub>	Junction-to-board thermal resistance	40.0	16.1	°C/W		
$\Psi_{JT}$	Junction-to-top characterization parameter	1.0	0.2	°C/W		
$\Psi_{JB}$	Junction-to-board characterization parameter	39.4	16.1	°C/W		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	2.8	°C/W		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>DD</sub> – V <sub>SS</sub> (1)	Power supply voltage differential	4.5	44	V
$V_{DD}$	Positive power supply voltage	4.5	44	V
V <sub>S</sub> or V <sub>D</sub>	Signal path input/output voltage (source or drain pin) (Sx, D)	V <sub>SS</sub>	$V_{DD}$	V
V <sub>ADDRESS</sub> or V <sub>EN</sub>	Address or enable pin voltage	0	44	V
Is or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)		I <sub>DC</sub> (2)	mA
T <sub>A</sub>	Ambient temperature	-40	125	°C

 $V_{DD}$  and  $V_{SS}$  can be any value as long as 4.5 V  $\leq$  ( $V_{DD} - V_{SS}$ )  $\leq$  44 V, and the minimum  $V_{DD}$  is met. Refer to *Source or Drain Continuous Current* table for  $I_{DC}$  specifications.

# 7.5 Source or Drain Continuous Current

at supply voltage of  $V_{DD}$  ± 10%,  $V_{SS}$  ± 10 % (unless otherwise noted)

CONTINUOUS CURRENT PER CHANNEL (I <sub>DC</sub> )		T <sub>Δ</sub> = 25°C	T <sub>Δ</sub> = 85°C	T <sub>A</sub> = 125°C	UNIT
PACKAGE	TEST CONDITIONS	,,	1A - 65 C	1A - 125 C	ONII
	+44 V Dual Supply <sup>(1)</sup>	300	190	110	mA
	±15 V Dual Supply	300	190	110	mA
PW (TSSOP)	+12 V Single Supply	220	150	90	mA
	±5 V Dual Supply	210	140	90	mA
	+5 V Single Supply	170	110	70	mA
	+44 V Single Supply <sup>(1)</sup>	400	230	120	mA
	±15 V Dual Supply	400	230	120	mA
RUM (WQFN)	+12 V Single Supply	310	190	100	mA
	±5 V Dual Supply	300	190	100	mA
	+5 V Single Supply	230	150	90	mA

<sup>(1)</sup> Specified for nominal supply voltage only.



# 7.6 ±15 V Dual Supply: Electrical Characteristics

 $V_{DD}$  = +15 V ± 10%,  $V_{SS}$  = -15 V ±10%, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +15 V,  $V_{SS}$  = -15 V,  $T_A$  = 25°C (unless otherwise noted)

rypiodi d	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = -10 V to +10 V	25°C		4	5.9	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			7.4	Ω
		Refer to On-Resistance	-40°C to +125°C			8.7	Ω
		V <sub>S</sub> = -10 V to +10 V	25°C		0.2	0.7	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
	Chamileis	Refer to On-Resistance	-40°C to +125°C			0.9	Ω
		V <sub>S</sub> = -10 V to +10 V	25°C		0.4	1.5	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_S = -10 \text{ mA}$	-40°C to +85°C			1.7	Ω
		Refer to On-Resistance	-40°C to +125°C			1.8	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	-40°C to +125°C		0.02		Ω/°C
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	-0.4	0.04	0.4	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	Switch state is off $V_S = +10 \text{ V} / -10 \text{ V}$	-40°C to +85°C	-1		1	nA
-(0.17)	V <sub>D</sub> = -10 V / + 10 V Refer to Off-Leakage Current	-40°C to +125°C	-5		5	nA	
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	-0.4	0.04	0.4	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>	Switch state is off V <sub>S</sub> = +10 V / -10 V V <sub>D</sub> = -10 V / + 10 V Refer to Off-Leakage Current	-40°C to +85°C	-6		6	nA
·D(OFF)	Jan on loakage carroin		-40°C to +125°C	-42		42	nA
		V <sub>DD</sub> = 16.5 V, V <sub>SS</sub> = -16.5 V	25°C	-0.4	0.04	0.4	nA
I <sub>S(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = \pm 10 \text{ V}$	-40°C to +85°C	-5		5	nA
I <sub>D(ON)</sub>		Refer to On-Leakage Current	-40°C to +125°C	-40		40	nA
LOGIC INF	PUTS (EN, A0, A1, A2)			•		·	
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.4	1.2	μA
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	UPPLY			•		·	
			25°C		35	57	μA
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			60	μΑ
			-40°C to +125°C			75	μΑ
			25°C		3	14	μΑ
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = 16.5 V, $V_{SS}$ = -16.5 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			15	μΑ
			-40°C to +125°C			22	μA

 <sup>(1)</sup> When V<sub>S</sub> is positive, V<sub>D</sub> is negative, or when V<sub>S</sub> is negative, V<sub>D</sub> is positive.
 (2) When V<sub>S</sub> is at a voltage potential, V<sub>D</sub> is floating, or when V<sub>D</sub> is at a voltage potential, V<sub>S</sub> is floating.



# 7.7 ±15 V Dual Supply: Switching Characteristics

 $V_{DD} = +15 \text{ V} \pm 10\%, \ V_{SS} = -15 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$  Typical at  $V_{DD} = +15 \text{ V}, \ V_{SS} = -15 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$ 

	PARAMETER		TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 10	V	25°C		140	195	ns
TRAN	Transition time from control input	$R_{L} = 300$	) Ω, C <sub>L</sub> = 35 pF	-40°C to +85°C			220	ns
			Transition Time	-40°C to +125°C			240	ns
		V <sub>S</sub> = 10	V	25°C		140	195	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$R_{L} = 300$	) Ω, C <sub>L</sub> = 35 pF	-40°C to +85°C			220	ns
. ,		Refer to	Turn-on and Turn-off Time	-40°C to +125°C			240	ns
		\/ - 40	\ /	25°C		200	268	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$V_S = 10$ $R_L = 300$	ν ) Ω, C <sub>L</sub> = 35 pF	-40°C to +85°C			285	ns
,		Refer to	Turn-on and Turn-off Time	-40°C to +125°C			298	ns
		.,		25°C		60		ns
t <sub>BBM</sub>	Break-before-make time delay	$V_S = 10$ $R_1 = 300$	v, ) Ω, C <sub>L</sub> = 35 pF	-40°C to +85°C	1			ns
DDIVI	,		Break-Before-Make	-40°C to +125°C	1			ns
				25°C		0.16		ms
T <sub>ON (VDD)</sub>	Device turn on time		time = 1 μs ) Ω, C <sub>L</sub> = 35 pF	-40°C to +85°C		0.17		ms
· ON (VDD)	(V <sub>DD</sub> to output)		Turn-on (VDD) Time	-40°C to +125°C		0.17		ms
		R <sub>1</sub> = 50	$\Omega$ , $C_1 = 5 \text{ pF}$					
t <sub>PD</sub>	Propagation delay	Refer to	Propagation Delay	25°C		1.8		ns
$Q_{INJ}$	Charge injection		′, C <sub>L</sub> = 100 pF Charge Injection	25°C		3		pC
O <sub>ISO</sub>	Off-isolation	$V_S = 0 V$	Ω , C <sub>L</sub> = 5 pF ', f = 100 kHz Off Isolation	25°C		-82		dB
O <sub>ISO</sub>	Off-isolation	$V_S = 0 V$	Ω , C <sub>L</sub> = 5 pF ′, f = 1 MHz Off Isolation	25°C		-62		dB
X <sub>TALK</sub>	Crosstalk	$V_S = 0 V$	Ω , C <sub>L</sub> = 5 pF ′, f = 100 kHz Crosstalk	25°C		-85		dB
X <sub>TALK</sub>	Crosstalk	$V_S = 0 V$	Ω , C <sub>L</sub> = 5 pF ′, f = 1MHz Crosstalk	25°C		-65		dB
BW	-3dB Bandwidth (TMUX7208)	$V_S = 0 V$	Ω , C <sub>L</sub> = 5 pF Bandwidth	25°C		30		MHz
BW	-3dB Bandwidth (TMUX7209)	$V_S = 0 V$	$\Omega$ , $C_L = 5 \text{ pF}$ Bandwidth	25°C		52		MHz
IL	Insertion loss		Ω , C <sub>L</sub> = 5 pF ′, f = 1 MHz	25°C		-0.35		dB
ACPSRR	AC Power Supply Rejection Ratio	R <sub>L</sub> = 50 f = 1 MH	62 V on V <sub>DD</sub> and V <sub>SS</sub> Ω , C <sub>L</sub> = 5 pF, z ACPSRR	25°C		-74		dB
THD+N	Total Harmonic Distortion + Noise	R <sub>L</sub> = 10 f = 20 Hz	i V, V <sub>BIAS</sub> = 0 V i kΩ , C <sub>L</sub> = 5 pF, z to 20 kHz THD + Noise	25°C		0.0003		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0 V	, f = 1 MHz	25°C		15		pF
C <sub>D(OFF)</sub>	Drain off capacitance (TMUX7208)	V <sub>S</sub> = 0 V	, f = 1 MHz	25°C		135		pF
C <sub>D(OFF)</sub>	Drain off capacitance (TMUX7209)		, f = 1 MHz	25°C		68		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance (TMUX7208)		r, f = 1 MHz	25°C		185		pF
$C_{S(ON)}$ $C_{D(ON)}$	On capacitance (TMUX7209)	V <sub>S</sub> = 0 V	/, f = 1 MHz	25°C		115		pF



# 7.8 ±20 V Dual Supply: Electrical Characteristics

 $V_{DD} = +20 \text{ V} \pm 10\%, \ V_{SS} = -20 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$  Typical at  $V_{DD} = +20 \text{ V}, \ V_{SS} = -20 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$ 

rypiodi d	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = -15 V to +15 V	25°C		3.5	5.4	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			6.7	Ω
		Refer to On-Resistance	-40°C to +125°C			7.9	Ω
		V <sub>S</sub> = -15 V to +15 V	25°C		0.2	0.7	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
	Granners	Refer to On-Resistance	-40°C to +125°C			0.9	Ω
		V <sub>S</sub> = -15 V to +15 V	25°C		0.4	1.2	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_S = -10 \text{ mA}$	-40°C to +85°C			1.5	Ω
		Refer to On-Resistance	-40°C to +125°C			1.9	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 0 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	-40°C to +125°C		0.016		Ω/°C
		V <sub>DD</sub> = 22 V, V <sub>SS</sub> = -22 V	25°C	-1	0.04	1	nA
I <sub>S(OFF)</sub>	Switch state is off  Source off leakage current <sup>(1)</sup> Switch state is off $V_S = +15 \text{ V} / -15 \text{ V}$	-40°C to +85°C	-2		2	nA	
IS(OFF)	Source on rounding	V <sub>D</sub> = -15 V / + 15 V Refer to Off-Leakage Current	-40°C to +125°C	-10		10	nA
	Drain off leakage current <sup>(1)</sup>	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V}$	25°C	-1	0.04	1	nA
I <sub>D(OFF)</sub>		Switch state is off $V_S = +15 \text{ V} / -15 \text{ V}$	-40°C to +85°C	-11		11	nA
-D(OFF)	g	V <sub>D</sub> = -15 V / + 15 V Refer to Off-Leakage Current	-40°C to +125°C	-70		70	nA
		V <sub>DD</sub> = 22 V, V <sub>SS</sub> = -22 V	25°C	-1	0.04	1	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = \pm 15 \text{ V}$	-40°C to +85°C	-10		10	nA
-D(ON)		Refer to On-Leakage Current	-40°C to +125°C	-62		62	nA
LOGIC INF	PUTS (EN, A0, A1, A2)					·	-
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.4	1.2	μA
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	UPPLY						
			25°C		40	60	μA
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V}$ Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			70	μA
		Jp	-40°C to +125°C			84	μΑ
			25°C		2	9	μΑ
I <sub>SS</sub>	V <sub>SS</sub> supply current	$V_{DD}$ = 22 V, $V_{SS}$ = -22 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			18	μΑ
			-40°C to +125°C			24	μA

 <sup>(1)</sup> When V<sub>S</sub> is positive, V<sub>D</sub> is negative, and vice versa.
 (2) When V<sub>S</sub> is at a voltage potential, V<sub>D</sub> is floating, and vice versa.



# 7.9 ±20 V Dual Supply: Switching Characteristics

 $V_{DD} = +20 \text{ V} \pm 10\%, \ V_{SS} = -20 \text{ V} \pm 10\%, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$  Typical at  $V_{DD} = +20 \text{ V}, \ V_{SS} = -20 \text{ V}, \ T_A = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN TYP	MAX	UNIT
		V <sub>S</sub> = 10 V	25°C	115	208	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		230	ns
		Refer to Transition Time	-40°C to +125°C		248	ns
		V - 40 V	25°C	115	205	ns
t <sub>ON (EN)</sub>	Turn-on time from enable	$V_S = 10 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C		228	ns
ON (LIV)		Refer to Turn-on and Turn-off Time	-40°C to +125°C		248	ns
			25°C	148	270	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$V_S = 10 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C		285	ns
-OFF (EN)		Refer to Turn-on and Turn-off Time	-40°C to +125°C		290	ns
			25°C	50	200	ns
t <sub>BBM</sub>	Break-before-make time delay	$V_S = 10 \text{ V},$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C	1		ns
*BBM	Break Bolore make time dolay	Refer to Break-Before-Make	-40°C to +125°C	1		ns
			25°C	0.15		ms
т	Device turn on time	$V_{DD}$ rise time = 1 μs $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF	-40°C to +85°C	0.16		
T <sub>ON (VDD)</sub>	(V <sub>DD</sub> to output)	Refer to Turn-on (VDD) Time	-40°C to +125°C	0.16		ms
		D - 50 0 0 - 5 7 5	-40 C t0 +125 C	0.10		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	25°C	1.8		ns
$Q_{INJ}$	Charge injection	V <sub>S</sub> = 0 V, C <sub>L</sub> = 100 pF Refer to Charge Injection	25°C	2		pC
O <sub>ISO</sub>	Off-isolation	$\begin{aligned} R_L &= 50~\Omega~,~C_L = 5~pF\\ V_S &= 0~V,~f = 100~kHz\\ Refer~to~Off~Isolation \end{aligned}$	25°C	-82		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \ \Omega$ , $C_L = 5 \ pF$ $V_S = 0 \ V$ , $f = 1 \ MHz$ Refer to Off Isolation	25°C	-62		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 100 kHz$ Refer to Crosstalk	25°C	-85		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$ Refer to Crosstalk	25°C	-65		dB
BW	-3dB Bandwidth (TMUX7208)	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C	30		MHz
BW	-3dB Bandwidth (TMUX7209)	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C	52		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 0 V$ , $f = 1 MHz$	25°C	-0.3		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on V <sub>DD</sub> and V <sub>SS</sub> $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, f = 1 MHz Refer to ACPSRR	25°C	-72		dB
THD+N	Total Harmonic Distortion + Noise	$\begin{aligned} &V_{PP} = 20 \text{ V, } V_{BIAS} = 0 \text{ V} \\ &R_L = 10 \text{ k}\Omega \text{ , } C_L = 5 \text{ pF,} \\ &f = 20 \text{ Hz to } 20 \text{ kHz} \\ &Refer \text{ to THD} + \text{Noise} \end{aligned}$	25°C	0.0003		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 0 V, f = 1 MHz	25°C	14		pF
C <sub>D(OFF)</sub>	Drain off capacitance (TMUX7208)	V <sub>S</sub> = 0 V, f = 1 MHz	25°C	130		pF
C <sub>D(OFF)</sub>	Drain off capacitance (TMUX7209)	V <sub>S</sub> = 0 V, f = 1 MHz	25°C	65		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance (TMUX7208)	V <sub>S</sub> = 0 V, f = 1 MHz	25°C	180		pF
C <sub>S(ON)</sub> , C <sub>D(ON)</sub>	On capacitance (TMUX7209)	V <sub>S</sub> = 0 V, f = 1 MHz	25°C	114		pF



# 7.10 44 V Single Supply: Electrical Characteristics

 $V_{DD}$  = +44 V,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +44 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

	$\frac{1 \text{ V}_{DD} = +44 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ I}_{A} = 0}{\text{PARAMETER}}$	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = 0 V to 40 V	25°C		3.5	5.5	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			7	Ω
		Refer to On-Resistance	-40°C to +125°C			8.4	Ω
		V <sub>S</sub> = 0 V to 40 V	25°C		0.2	0.7	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
	Graines	Refer to On-Resistance	-40°C to +125°C			0.9	Ω
		V <sub>S</sub> = 0 V to 40 V	25°C		0.4	1.85	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_D = -10 \text{ mA}$	-40°C to +85°C			2.3	Ω
		Refer to On-Resistance	-40°C to +125°C			2.8	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 22 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	-40°C to +125°C		0.015		Ω/°C
I <sub>S(OFF)</sub> Source off leakage current <sup>(1)</sup>	Source off leakage current <sup>(1)</sup>	$V_{DD}$ = 44 V, $V_{SS}$ = 0 V Switch state is off $V_{S}$ = 40 V / 1 V $V_{D}$ = 1 V / 40 V Refer to Off-Leakage Current	25°C	-1	0.04	1	nA
			-40°C to +85°C	-2.5		2.5	nA
	coarse on rounage carroin		-40°C to +125°C	-14		14	nA
	Drain off leakage current <sup>(1)</sup>	$V_{DD}$ = 44 V, $V_{SS}$ = 0 V Switch state is off $V_{S}$ = 40 V / 1 V $V_{D}$ = 1 V / 40 V Refer to Off-Leakage Current	25°C	-1	0.05	1	nA
I <sub>D(OFF)</sub>			-40°C to +85°C	-16		16	nA
D(O(1)	J		-40°C to +125°C	-110		110	nA
		V <sub>DD</sub> = 44 V, V <sub>SS</sub> = 0 V	25°C	-1	0.05	1	nA
$I_{S(ON)}$ $I_{D(ON)}$	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = 40 \text{ V or } 1 \text{ V}$	-40°C to +85°C	-15		15	nA
D(ON)		Refer to On-Leakage Current	-40°C to +125°C	-98		98	nA
LOGIC IN	PUTS (EN, A0, A1, A2)						
$V_{IH}$	Logic voltage high		-40°C to +125°C	1.3		44	V
$V_{IL}$	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.4	1.2	μΑ
$I_{\rm IL}$	Input leakage current		-40°C to +125°C	-0.1	-0.005		μΑ
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	UPPLY						
			25°C		55	85	μΑ
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 44 V, $V_{SS}$ = 0 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			95	μΑ
			-40°C to +125°C			110	μA

<sup>(1)</sup> When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

<sup>(2)</sup> When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.



# 7.11 44 V Single Supply: Switching Characteristics

 $V_{DD}$  = +44 V,  $V_{SS}$  = 0 V, GND = 0 V (unless otherwise noted) Typical at  $V_{DD}$  = +44 V,  $V_{SS}$  = 0 V,  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN TYP	MAX	UNIT
		V <sub>S</sub> = 18 V	25°C	110	205	ns
t <sub>TRAN</sub>	Transition time from control input	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		226	ns
		Refer to Transition Time	-40°C to +125°C		245	ns
		V <sub>S</sub> = 18 V	25°C	120	205	ns
ON (EN)	Turn-on time from enable	$R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C		225	ns
,		Refer to Turn-on and Turn-off Time	-40°C to +125°C		245	ns
			25°C	280	300	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$V_S = 18 \text{ V}$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C		310	ns
OFF (EN)	Tann on anno mont onazio	Refer to Turn-on and Turn-off Time	-40°C to +125°C		320	ns
			25°C	40	020	ns
	Brook before make time delay	$V_S = 18 \text{ V},$ $R_L = 300 \Omega, C_L = 35 \text{ pF}$	-40°C to +85°C	1		
t <sub>BBM</sub>	Break-before-make time delay	Refer to Break-Before-Make				ns
			-40°C to +125°C	1		ns
	Device turn on time	V <sub>DD</sub> rise time = 1 μs	25°C	0.12		ms
T <sub>ON (VDD)</sub>	(V <sub>DD</sub> to output)	$R_L = 300 \Omega$ , $C_L = 35 pF$ Refer to Turn-on (VDD) Time	-40°C to +85°C	0.13		ms
		TOTAL TAIN-ON (VDD) TIME	-40°C to +125°C	0.13		ms
t <sub>PD</sub>	Propagation delay	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Propagation Delay	25°C	2.5		ns
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 22 V, C <sub>L</sub> = 100 pF Refer to Charge Injection	25°C	-5		pC
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \ \Omega$ , $C_L = 5 \ pF$ $V_S = 6 \ V$ , $f = 100 \ kHz$ Refer to Off Isolation	25°C	-82		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \ \Omega$ , $C_L = 5 \ pF$ $V_S = 6 \ V$ , $f = 1 \ MHz$ Refer to Off Isolation	25°C	-62		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$ Refer to Crosstalk	25°C	-85		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1MHz$ Refer to Crosstalk	25°C	-85		dB
BW	-3dB Bandwidth (TMUX7208)	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C	30		MHz
BW	-3dB Bandwidth (TMUX7209)	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C	51		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$	25°C	-0.35		dB
ACPSRR	AC Power Supply Rejection Ratio	$\begin{aligned} &V_{PP} = 0.62 \ V \ on \ V_{DD} \ and \ V_{SS} \\ &R_{L} = 50 \ \Omega \ , \ C_{L} = 5 \ pF, \\ &f = 1 \ MHz \\ &Refer \ to \ ACPSRR \end{aligned}$	25°C	-70		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 22 \text{ V}, V_{BIAS} = 22 \text{ V}$ $R_L = 10 \text{ k}\Omega$ , $C_L = 5 \text{ pF}$ , $f = 20 \text{ Hz}$ to $20 \text{ kHz}$ Refer to THD + Noise	25°C	0.0002		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 22 V, f = 1 MHz	25°C	15		pF
C <sub>D(OFF)</sub>	Drain off capacitance (TMUX7208)	V <sub>S</sub> = 22 V, f = 1 MHz	25°C	135		pF
C <sub>D(OFF)</sub>	Drain off capacitance (TMUX7209)	V <sub>S</sub> = 22 V, f = 1 MHz	25°C	67		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance (TMUX7208)	V <sub>S</sub> = 22 V, f = 1 MHz	25°C	185		pF
$C_{S(ON)}$ $C_{D(ON)}$	On capacitance (TMUX7209)	V <sub>S</sub> = 22 V, f = 1 MHz	25°C	115		pF



# 7.12 12 V Single Supply: Electrical Characteristics

 $V_{DD} = +12 \text{ V} \pm 10\%, \ V_{SS} = 0 \text{ V}, \ \text{GND} = 0 \text{ V} \ \text{(unless otherwise noted)}$   $\text{Typical at V}_{DD} = +12 \text{ V}, \ V_{SS} = 0 \text{ V}, \ T_{A} = 25^{\circ}\text{C} \ \text{(unless otherwise noted)}$ 

<u>, , , , , , , , , , , , , , , , , , , </u>	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V <sub>S</sub> = 0 V to 10 V	25°C		7	11.8	Ω
R <sub>ON</sub>	On-resistance	$I_D = -10 \text{ mA}$	-40°C to +85°C			14.2	Ω
		Refer to On-Resistance	-40°C to +125°C			16.5	Ω
		V <sub>S</sub> = 0 V to 10 V	25°C		0.2	0.7	Ω
$\Delta R_{ON}$	On-resistance mismatch between channels	$I_D = -10 \text{ mA}$	-40°C to +85°C			0.8	Ω
	Citatilleis	Refer to On-Resistance	-40°C to +125°C			0.9	Ω
		V <sub>S</sub> = 0 V to 10 V	25°C		1.7	3.4	Ω
R <sub>ON FLAT</sub>	On-resistance flatness	$I_{S} = -10 \text{ mA}$	-40°C to +85°C			3.8	Ω
		Refer to On-Resistance	-40°C to +125°C			4.6	Ω
R <sub>ON DRIFT</sub>	On-resistance drift	V <sub>S</sub> = 6 V, I <sub>S</sub> = -10 mA Refer to On-Resistance	-40°C to +125°C		0.03		Ω/°C
		$V_{DD}$ = 13.2 V, $V_{SS}$ = 0 V Switch state is off $V_{S}$ = 10 V / 1 V $V_{D}$ = 1 V / 10 V Refer to Off-Leakage Current	25°C	-0.4	0.04	0.4	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>		-40°C to +85°C	-1		1	nA
Source on leakage current	Course on realizage darrent		-40°C to +125°C	-5		5	nA
		$V_{DD}$ = 13.2 V, $V_{SS}$ = 0 V Switch state is off $V_{S}$ = 10 V / 1 V $V_{D}$ = 1 V / 10 V Refer to Off-Leakage Current	25°C	-0.4	0.05	0.4	nA
I <sub>D(OFF)</sub>	Drain off leakage current <sup>(1)</sup>		-40°C to +85°C	-5		5	nA
·D(OFF)	Jan on loanage can on		-40°C to +125°C	-30		30	nA
		V <sub>DD</sub> = 13.2 V, V <sub>SS</sub> = 0 V	25°C	-0.4	0.05	0.4	nA
I <sub>S(ON)</sub> I <sub>D(ON)</sub>	Channel on leakage current <sup>(2)</sup>	Switch state is on $V_S = V_D = 10 \text{ V}$ or 1 V	-40°C to +85°C	-4		4	nA
-D(ON)		Refer to On-Leakage Current	-40°C to +125°C	-28		28	nA
LOGIC INF	PUTS (EN, A0, A1, A2)						
V <sub>IH</sub>	Logic voltage high		-40°C to +125°C	1.3		44	V
V <sub>IL</sub>	Logic voltage low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub>	Input leakage current		-40°C to +125°C		0.4	1.2	μA
I <sub>IL</sub>	Input leakage current		-40°C to +125°C	-0.1	-0.005		μA
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C		3.5		pF
POWER S	UPPLY						
			25°C		30	48	μA
$I_{DD}$	V <sub>DD</sub> supply current	$V_{DD}$ = 13.2 V, $V_{SS}$ = 0 V Logic inputs = 0 V, 5 V, or $V_{DD}$	-40°C to +85°C			54	μΑ
			-40°C to +125°C			65	μA

<sup>(1)</sup> When  $V_S$  is positive,  $V_D$  is negative, or when  $V_S$  is negative,  $V_D$  is positive.

<sup>(2)</sup> When  $V_S$  is at a voltage potential,  $V_D$  is floating, or when  $V_D$  is at a voltage potential,  $V_S$  is floating.




# 7.13 12 V Single Supply: Switching Characteristics

 $V_{DD} = +12~V \pm 10\%,~V_{SS} = 0~V,~GND = 0~V~(unless~otherwise~noted)$  Typical at  $V_{DD} = +12~V,~V_{SS} = 0~V,~T_A = 25^{\circ}C~(unless~otherwise~noted)$ 


	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
		V <sub>S</sub> = 8 V	25°C		180	210	ns
t <sub>TRAN</sub>	Transition time from control input	$R_{L} = 300 \Omega, C_{L} = 35 pF$	-40°C to +85°C			245	ns
		Refer to Transition Time	-40°C to +125°C			276	ns
		., .,	25°C		115	202	ns
ON (EN)	Turn-on time from enable	$V_S = 8 V$ $R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C			235	ns
ON (LIV)		Refer to Turn-on and Turn-off Time	-40°C to +125°C			265	ns
			25°C		290	318	ns
t <sub>OFF (EN)</sub>	Turn-off time from enable	$V_S = 8 V$ $R_L = 300 \Omega, C_L = 35 pF$	-40°C to +85°C			350	ns
011 (211)		Refer to Turn-on and Turn-off Time	-40°C to +125°C			370	ns
		., .,	25°C		50		ns
t <sub>BBM</sub>	Break-before-make time delay	$V_S = 8 V$ , $R_L = 300 \Omega$ , $C_L = 35 pF$	-40°C to +85°C	1			ns
DDIW	,	Refer to Break-Before-Make	-40°C to +125°C	1			ns
			25°C		0.16		ms
T <sub>ON (VDD)</sub>	Device turn on time	$V_{DD}$ rise time = 1 $\mu$ s $R_L$ = 300 $\Omega$ , $C_L$ = 35 pF	-40°C to +85°C		0.17	1	ms
· ON (VDD)	(V <sub>DD</sub> to output)	Refer to Turn-on (VDD) Time	-40°C to +125°C		0.17	1	ms
		$R_L = 50 \Omega$ , $C_L = 5 pF$					1110
t <sub>PD</sub>	Propagation delay	Refer to Propagation Delay	25°C		2.5		ns
Q <sub>INJ</sub>	Charge injection	V <sub>S</sub> = 6 V, C <sub>L</sub> = 100 pF Refer to Charge Injection	25°C		2		pC
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$	25°C		-82		dB
O <sub>ISO</sub>	Off-isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$ Refer to Off Isolation	25°C		-62		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 100 kHz$ Refer to Crosstalk	25°C		-85		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$ Refer to Crosstalk	25°C		-65		dB
BW	-3dB Bandwidth (TMUX7208)	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		28		MHz
BW	-3dB Bandwidth (TMUX7209)	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$	25°C		55		MHz
IL	Insertion loss	$R_L = 50 \Omega$ , $C_L = 5 pF$ $V_S = 6 V$ , $f = 1 MHz$	25°C		-0.6		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP}$ = 0.62 V on $V_{DD}$ and $V_{SS}$ $R_L$ = 50 $\Omega$ , $C_L$ = 5 pF, $f$ = 1 MHz	25°C		-74		dB
THD+N	Total Harmonic Distortion + Noise	$\begin{split} V_{PP} &= 6 \text{ V, } V_{BIAS} = 6 \text{ V} \\ R_L &= 10 \text{ k}\Omega \text{ , } C_L = 5 \text{ pF,} \\ f &= 20 \text{ Hz to } 20 \text{ kHz} \\ \text{Refer to THD + Noise} \end{split}$	25°C	C	0.0007		%
C <sub>S(OFF)</sub>	Source off capacitance	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		17		pF
C <sub>D(OFF)</sub>	Drain off capacitance (TMUX7208)	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		155		pF
C <sub>D(OFF)</sub>	Drain off capacitance (TMUX7209)	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		78		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance (TMUX7208)	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		200		pF
C <sub>S(ON),</sub> C <sub>D(ON)</sub>	On capacitance (TMUX7209)	V <sub>S</sub> = 6 V, f = 1 MHz	25°C		122		pF




# 7.14 Typical Characteristics























### **8 Parameter Measurement Information**

# 8.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. 8 8-1 shows the measurement setup used to measure  $R_{ON}$ . Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ :




图 8-1. On-Resistance Measurement Setup

# 8.2 Off-Leakage Current

There are two types of leakage currents associated with a switch during the off state:

- · Source off-leakage current
- · Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol  $I_{D(OFF)}$ .

8-2 shows the setup used to measure both off-leakage currents.




图 8-2. Off-Leakage Measurement Setup



### 8.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement.  $\boxtimes$  8-3 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




图 8-3. On-Leakage Measurement Setup

#### **8.4 Transition Time**

Transition time is defined as the time taken by the output of the device to rise or fall 90% after the address signal has risen or fallen past the logic threshold. The 90% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 

8 8-4 shows the setup used to measure transition time, denoted by the symbol t<sub>TRANSITION</sub>.




图 8-4. Transition-Time Measurement Setup



# 8.5 t<sub>ON(EN)</sub> and t<sub>OFF(EN)</sub>

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 8.7 shows the setup used to measure turn-on time, denoted by the symbol  $t_{ON(EN)}$ .

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 

8 8-7 shows the setup used to measure turn-off time, denoted by the symbol t<sub>OFF(EN)</sub>.




图 8-5. Turn-On and Turn-Off Time Measurement Setup

#### 8.6 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. 8-6 shows the setup used to measure break-before-make delay, denoted by the symbol  $t_{OPEN(BBM)}$ .




图 8-6. Break-Before-Make Delay Measurement Setup



# 8.7 t<sub>ON (VDD)</sub> Time

The  $t_{ON\ (VDD)}$  time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. 8 - 7 shows the setup used to measure turn on time, denoted by the symbol  $t_{ON\ (VDD)}$ .




图 8-7. t<sub>ON (VDD)</sub> Time Measurement Setup

# 8.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. 8-8 shows the setup used to measure propagation delay, denoted by the symbol  $t_{PD}$ .




图 8-8. Propagation Delay Measurement Setup



### 8.9 Charge Injection

The TMUX7208 and TMUX7209 have a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_{INJ}$ . 8-9 shows the setup used to measure charge injection from source (Sx) to drain (D).




图 8-9. Charge-Injection Measurement Setup

### 8.10 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. 8-10 shows the setup used to measure, and the equation used to calculate off isolation.




图 8-10. Off Isolation Measurement Setup



# 8.11 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. 8-11 shows the setup used to measure, and the equation used to calculate crosstalk.




图 8-11. Crosstalk Measurement Setup

### 8.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. 图 8-12 shows the setup used to measure bandwidth.




图 8-12. Bandwidth Measurement Setup



#### 8.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD+N.




图 8-13. THD+N Measurement Setup

# 8.14 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mVPP. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the ACPSRR. A high ratio represents a high degree of tolerance to supply rail variation.

8-14 shows how the decoupling capacitors reduce high frequency noise on the supply pins. This helps stabilize the supply and immediately filter as much of the supply noise as possible.




图 8-14. ACPSRR Measurement Setup




# 9 Detailed Description

### 9.1 Overview

The TMUX7208 is an 8:1, 1-channel multiplexer and the TMUX7209 is a 4:1, 2 channel multiplexer. Each channel is turned on or turned off based on the state of the address lines and enable pin.

### 9.2 Functional Block Diagram



### 9.3 Feature Description

### 9.3.1 Bidirectional Operation

The TMUX7208 and TMUX7209 conduct equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). Each channel has similar characteristics in both directions and supports both analog and digital signals.

### 9.3.2 Rail-to-Rail Operation

The valid signal path input or output voltage for TMUX7208 and TMUX7209 ranges from  $V_{SS}$  to  $V_{DD}$ .

#### 9.3.3 1.8 V Logic Compatible Inputs

TMUX7208 and TMUX7209 have 1.8-V logic compatible control for all logic control inputs. 1.8-V logic level inputs allows the to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to Simplifying Design with 1.8 V logic Muxes and Switches.

### 9.3.4 Integrated Pull-Down Resistor on Logic Pins

The TMUX720x has internal weak pull-down resistors to GND to ensure the logic pins are not left floating. The value of this pull-down resistor is approximatly 4  $M\Omega$ , but is clamped to about 1uA at higher voltages. This feature integrates up to four external components and reduces system size and cost.

#### 9.3.5 Fail-Safe Logic

TMUX7208 and TMUX7209 support Fail-Safe Logic on the control input pins (EN and Ax) allowing it to operate up to 44 V, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the TMUX7208 and TMUX7209 logic input pins to ramp up to +44 V while  $V_{DD}$  and  $V_{SS}$  = 0 V. The logic control inputs are protected against positive faults of up to +44 V in powered-off condition, but do not offer protection against negative overvoltage conditions.



### 9.3.6 Latch-Up Immune

Latch-Up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The Latch-Up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX72xx family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX72xx family of switches and multiplexers to be used in harsh environments. For more information on latch-up immunity refer to *Using Latch Up Immune Multiplexers to Help Improve System Reliability*.

### 9.3.7 Ultra-Low Charge Injection

The TMUX7208 and TMUX7209 have a transmission gate topology, as shown in 

■ 9-1. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




图 9-1. Transmission Gate Topology

The TMUX720x contains specialized architecture to reduce charge injection on the Drain (D). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the Source (Sx). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the Source (Sx) instead of the Drain (D). As a general rule of thumb, Cp should be 20x larger than the equivalent load capacitance on the Drain (D). 9-2 shows charge injection variation with different compensation capacitors on the Source side. This plot was captured on the TMUX7219 as part of the TMUX72xx family with a 100 pF load capacitance.




图 9-2. Charge Injection Compesation

#### 9.4 Device Functional Modes

When the EN pin of the TMUX7208 is pulled high, one of the switches is closed based on the state of the Ax pin. Similarly, when the EN pin of the TMUX7209 is pulled high, two of the switches are closed based on the state of the address lines. When the EN pin is pulled low, all of the switches are in an open state regardless of the state of the Ax pin. The control pins can be as high as 44 V.

The TMUX7208 and TMUX7209 can be operated without any external components except for the supply decoupling capacitors. The EN and Ax pins have internal pull-down resistors of 4 MΩ. If unused, Ax and EN pins must be tied to GND in order to ensure the device does not consume additional current as highlighted in Implications of Slow or Floating CMOS Inputs. Unused signal path inputs (Sx or D) should be connected to GND.

# 9.5 Truth Tables

表 9-1 shows the truth tables for the TMUX7208.

表 9-1. TMUX7208 Truth Table

EN	A2	A1	Α0	Selected Source Connected To Drain (D) Pin
0	X <sup>(1)</sup>	X	X	All sources are off (HI-Z)
1	0	0	0	S1
1	0	0	1	S2
1	0	1	0	S3
1	0	1	1	S4
1	1	0	0	S5
1	1	0	1	S6
1	1	1	0	S7
1	1	1	1	S8

<sup>(1)</sup> X denotes do not care.

表 9-2 show the truth tables for the TMUX7209.

表 9-2. TMUX7209 Truth Table

EN	A1	Α0	Selected Source Connected To Drain (D) Pin
0	X <sup>(1)</sup>	X	All sources are off (HI-Z)
1	0	0	S1x
1	0	1	S2x
1	1	0	S3x
1	1	1	S4x

(1) X denotes do not care.



# 10 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

#### 10.1 Application Information

The TMUX7208 and TMUX7209 are part of the precision switches and multiplexers family of devices. These devices operate with dual supplies ( $\pm 4.5$  V to  $\pm 22$  V), a single supply (4.5 V to  $\pm 4$  V), or asymmetric supplies (such as  $V_{DD}$  = 12 V,  $V_{SS}$  = -5 V), and offer true rail-to-rail input and output. The TMUX7208 and TMUX7209 offer low  $R_{ON}$ , low on and off leakage currents and ultra-low charge injection performance. These features makes the TMUX72xx a family of precision, robust, high-performance analog multiplexers for high-voltage, industrial applications.

## 10.2 Typical Application

One example to take advantage of performance is the implementation of multiplexed data acquisition front end for multiple input sensors. Applications such as analog input modules for programmable logic controllers (PLCs), data acquisition (DAQ), and semiconductor test systems commonly need to monitor multiple signals into a single ADC channel. The multiple inputs can come from different system voltages being monitored, or environmental sensors such as temperature or humidity. 2 10-1 shows a simplified example of monitoring multiple inputs into a single ADC using a multiplexer.




图 10-1. Multiplexed Data Acquisition Front End

#### 10.2.1 Design Requirements


表 10-1. Design Parameters

PARAMETER	VALUE
Positive supply (VDD)	+15 V
Negative supply (V <sub>SS</sub> )	-15 V
Input / output signal range	-12 V to 12 V (limit of ADC)
Control logic thresholds	1.8 V compatible
Temperature range	-40°C to +125°C

#### 10.2.2 Detailed Design Procedure

The application shown in 🛭 10-1 demonstrates demonstrates how a multiplexer can be used to simplify the signal chain and monitor multiple input signals to a single ADC channel. In this example the ADC (ADS8661) has software programmable input ranges up to ±12.288 V. The ADC also has overvoltage protection up to ±20 V which allows for the multiplexer to be powered with wider supply voltages than the input signal range to maximize on resistance performance of the multiplexer, while still maintaining system level overvoltage protection beyond the useable signal range. Both the multiplexer and the ADC are capable of operation in extended industrial temperature range of -40°C to +125°C allowing for use in a wider array of industrial systems.

The sensor block simplifies the device into a Thevenin equivalent voltage source ( $V_{TH}$ ) and resistance ( $R_{TH}$ ) which can be extracted from the device datasheets. Similarly the multiplexer can be thought of as a series resistance ( $R_{ON(MUX)}$ ) and capacitance ( $C_{ON(MUX)}$ ). To ensure maximum precision of the signal chain the system should be able to settle within 1/2 of an LSB within the acquisition time of the ADC. The time constant can be calculated as shown in 20 10-2. This equation highlights the importance of selecting a multiplexer with low on-resistance to further reduce the system time constant. Additionally low charge injection performance of the multiplexer is helpful to reduce conversion errors and improve accuracy of the measurements.



 $t_{ACQ} > k \times \tau_{FLT}$ 

- $T_{FLT} = (R_{TH} + R_{ON (MUX)}) X (C_{FLT} + C_{ON (MUX)})$
- k is single pole time constant for N bit ADC

图 10-2. Driving SAR ADC



#### 10.2.3 Application Curve

The low on and off leakage currents of TMUX7208 and ultra-low charge injection performance make this device ideal for implementing high precision industrial systems. The TMUX7208 contains specialized architecture to reduce charge injection on the drain side (D) (see 节 9.3.7 for more details). 图 10-3 shows the plot for the charge injection versus source voltage for the TMUX7208.




图 10-3. Charge Injection vs Drain Voltage

# 11 Power Supply Recommendations

The TMUX7208 and the TMUX7209 operate across a wide supply range of of  $\pm 4.5$  V to  $\pm 22$  V (4.5 V to 44 V in single-supply mode). The device also perform well with asymmetrical supplies such as  $V_{DD}$  = 12 V and  $V_{SS}$  = -5 V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F at the  $V_{DD}$  and  $V_{SS}$  pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.



# 12 Layout

# 12.1 Layout Guidelines

A reflection can occur when a PCB trace turns a corner at a 90° angle. A reflection occurs primarily because of the change of width of the trace. The trace width increases to 1.414 times the width at the apex of the turn. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. 

12-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




图 12-1. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

图 12-2 and 图 12-3 illustrates an example of a PCB layout with the TMUX7208. Some key considerations are:

- Decouple the supply pins with a 0.1 μF and 1 μF capacitor, placed lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- · Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.



# 12.2 Layout Example




图 12-2. TMUX7208 Layout Example




图 12-3. TMUX7209 Layout Example



# 13 Device and Documentation Support

## 13.1 Documentation Support

#### 13.1.1 Related Documentation

- Texas Instruments, Using Latch Up Immune Multiplexers to Help Improve System Reliability application note
- · Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief
- · Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- Texas Instruments, Sample & Hold Glitch Reduction for Precision Outputs Reference Design reference guide
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application note
- Texas Instruments, *True Differential*, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit application note
- Texas Instruments, QFN/SON PCB Attachment application note
- · Texas Instruments, Quad Flatpack No-Lead Logic Packages application note

# 13.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

# 13.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 13.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

# 13.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 22-Jan-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX7208PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X208	Samples
TMUX7208RUMR	ACTIVE	WQFN	RUM	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X208	Samples
TMUX7209PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X209	Samples
TMUX7209RUMR	ACTIVE	WQFN	RUM	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TMUX X209	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

www.ti.com 22-Jan-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX7208PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX7208RUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TMUX7209PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX7209RUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 3-Jun-2022



## \*All dimensions are nominal

Device	Device Package Type		Pins SPQ		Length (mm)	Width (mm)	Height (mm)
TMUX7208PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TMUX7208RUMR	WQFN	RUM	16	3000	367.0	367.0	35.0
TMUX7209PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
TMUX7209RUMR	WQFN	RUM	16	3000	367.0	367.0	35.0



SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



4 x 4, 0.65 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司