#### SN54ABT16240A, SN74ABT16240A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS095G - DECEMBER 1991 - REVISED OCTOBER 1998

SN54ABT16240A . . . WD PACKAGE • **Members of the Texas Instruments** SN74ABT16240A . . . DGG, DGV, OR DL PACKAGE Widebus<sup>™</sup> Family (TOP VIEW) State-of-the-Art *EPIC-*II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation 1 OE II 48 20E Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V 1Y1 2 47 1A1 at V<sub>CC</sub> = 5 V, T<sub>A</sub> =  $25^{\circ}$ C 1Y2 3 46 1A2 GND 4 45 GND Distributed V<sub>CC</sub> and GND Pin Configuration • 1Y3 5 44 🛛 1A3 **Minimizes High-Speed Switching Noise** 1Y4 🛛 6 43 🛛 1A4 Flow-Through Architecture Optimizes PCB V<sub>CC</sub> [] 7 42 VCC Layout 2Y1 8 41 🛛 2A1 • High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>) 2Y2 9 40 2A2 Latch-Up Performance Exceeds 500 mA GND 10 39 GND Per JESD 17 2Y3 🛛 38 2A3 11 2Y4 🛛 12 ESD Protection Exceeds 2000 V Per 37 2A4 3Y1 🛛 13 MIL-STD-883. Method 3015: Exceeds 200 V 36 3A1 3Y2 [ Using Machine Model (C = 200 pF, R = 0) 14 35 🛛 3A2 GND [] 15 34 GND Package Options Include Plastic Shrink 3Y3 16 33 🛛 3A3 Small-Outline (DL), Thin Shrink 3Y4 117 32 3A4 Small-Outline (DGG), and Thin Very 31 V<sub>CC</sub> V<sub>CC</sub> [ 18 Small-Outline (DGV) Packages and 380-mil 4Y1 19 30 4A1 Fine-Pitch Ceramic Flat (WD) Package 4Y2 20 29 4A2 Using 25-mil Center-to-Center Spacings GND 21 28 GND 4Y3 22 27 4A3

#### description

The 'ABT16240A devices are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide inverting outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

4Y4 23

40E 24 26 4A4

25 30E

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16240A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16240A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# SN54ABT16240A, SN74ABT16240A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS095G – DECEMBER 1991 – REVISED OCTOBER 1998

FUNC	TION	TABLE
(oach	1-bit	huffor)

(ea	(each 4-bit buffer)										
INP	UTS	OUTPUT									
OE	Α	Y									
L	Н	L									
L	L	Н									
Н	Х	Z									


## logic symbol<sup>†</sup>

1 <mark>0E</mark>	1	EN1				
2 <mark>0E</mark>	48	EN2				
3 <mark>0E</mark>	25	EN3				
4 <u>0</u> E	24	EN4				
40E				_		
1A1	47	┍┻━━	1	1 ▽	2	- 1Y1
1A2	46			I V	3	
1A2	44				5	- 1Y3
1A3	43				6	- 1Y4
2A1	41		1	2 ▽	в	
2A1	40	├──	•	- •	g	– 2Y2
2A2	38				11	- 2Y3
2A3 2A4	37				12	213 - 2Y4
2A4 3A1	36		1	3 ▽	13	- 3Y1
3A2	35			<b>J</b> v	14	- 3Y2
3A3	33				16	- 3Y3
3A4	32	<u> </u>			17	- 3Y4
4A1	30	<u> </u>	1	4 ▽	19	
4A1	29	<u> </u>			20	
4A2	27	<u> </u>			22	- 4Y3
4A3 4A4	26	<u> </u>			23	
-1-1-1						414

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> –	0.5 V to 7 V
Input voltage range, VI (see Note 1) –	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V <sub>O</sub> 0.	5 V to 5.5 V
Current into any output in the low state, I <sub>O</sub> : SN54ABT16240A	96 mA
SN74ABT16240A	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T <sub>stg</sub> 65	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



# SN54ABT16240A, SN74ABT16240A **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS095G - DECEMBER 1991 - REVISED OCTOBER 1998

#### recommended operating conditions (see Note 3)

			SN54ABT	16240A	SN74ABT	16240A	UNIT
			MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CO	NDITIONS	Т	A = 25°C	;	SN54ABT	16240A	SN74ABT1	6240A	LINUT
PARA	METER	IESI CO	NDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = –3 mA	2.5			2.5		2.5		
\/		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = –3 mA	3			3		3		V
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				v
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		
Val			I <sub>OL</sub> = 48 mA			0.55		0.55			V
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	v
V <sub>hys</sub>					100						mV
lj		V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1		±1	μA
IOZH		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10		10		10	μA
I <sub>OZL</sub>		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.5 V$			-10		-10		-10	μA
loff		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100				±100	μA
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ
IO‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
		V <sub>CC</sub> = 5.5 V,	Outputs high			3		3		3	
ICC		$I_{O} = 0,$	Outputs low			34		34		34	mA
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			3		3		3	
	Data	$V_{CC} = 5.5 V$ , One input at 3.4 V,	Outputs enabled			1		1.5		1	
∆ICC§	inputs	Other inputs at V <sub>CC</sub> or GND	Outputs disabled			0.05		1		0.05	mA
	Control inputs	$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				1.5		1.5		1.5	
Ci	-	V <sub>I</sub> = 2.5 V or 0.5 V			3.5						pF
Co		$V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$			7.5						рF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V.

<sup>‡</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



#### SN54ABT16240A, SN74ABT16240A **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCBS095G - DECEMBER 1991 - REVISED OCTOBER 1998

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V( Tj	CC = 5 V A = 25°C	l, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
<sup>t</sup> PLH	٨	V	0.8	2.7	3.8	0.8	4.8	ns
<sup>t</sup> PHL	A	'	1.1	3.1	4.3	1.1	4.9	115
<sup>t</sup> PZH	OE	V	1.3	3.3	4.3	1.3	5.4	ns
tPZL	UE	I	1.4	3.4	6.2	1.4	7.2	115
<sup>t</sup> PHZ	OE	v	1.6	3.6	6.2	1.6	7.2	ns
<sup>t</sup> PLZ	UE	ſ	1.4	3	5.1	1.4	5.7	115


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V( Tj	CC = 5 V A = 25°C	l, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
<sup>t</sup> PLH	А	v	1	2.7	3.8	1	4.7	ns
<sup>t</sup> PHL	A		1.1	3.1	4.3	1.1	4.8	115
<sup>t</sup> PZH	OE	v	1.3	3.3	4.3	1.3	5.3	ns
<sup>t</sup> PZL	ÛE	T	1.4	3.4	6.2	1.4	7.1	115
<sup>t</sup> PHZ	OE	v	1.6	3.6	4.8	1.6	6.1	ns
<sup>t</sup> PLZ	UE		1.4	3	5.1	1.4	5.6	115



## SN54ABT16240A, SN74ABT16240A **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS095G - DECEMBER 1991 - REVISED OCTOBER 1998



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9319901MXA	ACTIVE	CFP	WD	48	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9319901MX A SNJ54ABT16240A WD	Samples
SN74ABT16240ADGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16240A	Samples
SN74ABT16240ADGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AH240A	Samples
SN74ABT16240ADL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16240A	Samples
SN74ABT16240ADLG4	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16240A	Samples
SN74ABT16240ADLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16240A	Samples
SNJ54ABT16240AWD	ACTIVE	CFP	WD	48	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9319901MX A SNJ54ABT16240A WD	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54ABT16240A, SN74ABT16240A :

• Catalog : SN74ABT16240A

• Military : SN54ABT16240A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16240ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ABT16240ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74ABT16240ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16240ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74ABT16240ADGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0
SN74ABT16240ADLR	SSOP	DL	48	1000	367.0	367.0	55.0

## TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

## TUBE



## - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74ABT16240ADL	DL	SSOP	48	25	473.7	14.24	5110	7.87
SN74ABT16240ADLG4	DL	SSOP	48	25	473.7	14.24	5110	7.87

# **MECHANICAL DATA**

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

#### **CERAMIC DUAL FLATPACK**

#### WD (R-GDFP-F\*\*)

48 LEADS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only
  - E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
    - GDFP1-F56 and JEDEC MO-146AB



# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# **DGG0048A**

# DGG0048A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0048A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated