







LM5156H, LM51561H ZHCSLK5 - SEPTEMBER 2020

LM5156xH 2.2MHz 宽输入电压范围 65V 非同步升压/SEPIC/反激式控制器, 结温 上限为150°C

1 特性

- 提供功能安全
- 可帮助进行功能安全系统设计的文档
- 适用于具有宽输入工作范围的电池应用
 - 3.5V 至 60V 工作电压范围 (绝对最大值 65V)
 - 当 BIAS = VCC 时,为 2.97V 至 16V
 - BIAS 电压大于等于 3.5V 时最小升压电源电压为 1.5V
 - 高达 65V 的输入瞬态保护
 - 最小电池消耗
 - 低关断电流 (I_Q ≤ 2.6µA)
 - 低工作电流 (I_Q ≤ 490µA)
- 解决方案尺寸小、成本低
 - 最大开关频率为 2.2MHz
 - 集成的误差放大器支持在没有光耦合器的情况下 进行初级侧稳压(反激)
- 缓减 EMI
 - 可选双随机展频
- 低功耗、高效率
 - 100mV ±7% 精确限流阈值
 - 强大的 1.5A 峰值标准 MOSFET 驱动器
 - 支持外部 VCC 电源
- 避免 AM 频带干扰和串扰
 - 可选的时钟同步
 - 100kHz 至 2.2MHz 的动态可编程开关频率
- 集成型保护特性
 - 在输入电压范围内具有恒定峰值电流限制
 - 可选断续模式过载保护(参阅器件比较表)
 - 可编程线路 UVLO
 - OVP 保护
 - 热关断保护
- 精确的 ±1% 精度反馈基准
- 可编程额外斜率补偿
- 可调软启动
- PGOOD 指示器
- 14 引脚 HTSSOP 封装 (5.0mm × 4.4mm)
- 使用 LM5156xH 并借助 WEBENCH[®] Power Designer 创建定制设计方案

2 应用

- 无光耦合器的多输出反激式应用
- LED 偏置电源
- 宽输入升压、SEPIC 和反激式电源模块 •
- 便携式扬声器应用
- 反激式 POE 电源应用
- 电池供电的升压、SEPIC 和反激式应用


3 说明

LM5156xH(LM5156H 和 LM51561H)器件是采用峰 值电流模式控制、具有宽输入范围的非同步升压控制 器。该器件可用于升压、SEPIC 和反激式拓扑。

如果 BIAS 引脚连接到 VCC 引脚,该器件可由单节电 池 (最低电压 2.97V) 启动。如果 BIAS 引脚电压高于 3.5V.则该器件可使用低至 1.5V 的输入电源电压。

| 器件信息 | | | | | | |
|----------|-------------------|---------------|--|--|--|--|
| 器件型号 | 封装 ⁽¹⁾ | 封装尺寸(标称值) | | | | |
| LM5156xH | HTSSOP (14) | 5.0mm × 4.4mm | | | | |

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1)录。



典型升压应用





Table of Contents

| 1 特性 | 1 9.4 | Device Functional Modes | 24 |
|--------------------------------------|----------|------------------------------------|-----------------|
| 2 应用 | | plication and Implementation | 25 |
| 3 说明 | 10.4 | Power-On Hours (POH) | <mark>25</mark> |
| 4 Revision History | | 2 Application Information | 25 |
| 5 说明(续) | | 3 Typical Application | <mark>25</mark> |
| 6 Device Comparison Table | 2 10.4 | System Examples | |
| 7 Pin Configuration and Functions | | wer Supply Recommendations | 35 |
| Pin Functions | 3 12 Lay | yout | |
| 8 Specifications | | Layout Guidelines | 36 |
| 8.1 Absolute Maximum Ratings | 4 12.2 | 2 Layout Examples | |
| 8.2 ESD Ratings | 4 13 De | vice and Documentation Support | |
| 8.3 Recommended Operating Conditions | .5 13.1 | Device Support | |
| 8.4 Thermal Information | 400 | 2 接收文档更新通知 | 39 |
| 8.5 Electrical Characteristics | | 3 支持资源 | 39 |
| 8.6 Typical Characteristics | | Trademarks | 39 |
| 9 Detailed Description | | 5静电放电警告 | 39 |
| 9.1 Overview | | 3术语表 | |
| 9.2 Functional Block Diagram | | chanical, Packaging, and Orderable | |
| 9.3 Feature Description | | rmation | 41 |

4 Revision History

| DATE | REVISION | NOTES |
|----------------|----------|------------------|
| September 2020 | * | Initial release. |

5 说明(续)

内部 VCC 稳压器还支持 BIAS 引脚在高达 60V (最大绝对值为 65V)的电压下运行,适用于。用户可通过外部电 阻器对开关频率进行动态编程,编程范围为 100kHz 至 2.2MHz。2.2 MHz 的开关频率可最大限度地降低 AM 频带 干扰,并支持实现小解决方案尺寸和快速瞬态响应。为降低电源的 EMI,该器件提供可选择的双随机展频,可在 宽频率范围内降低 EMI。

该器件具备 1.5A 标准 MOSFET 驱动器和 100mV 的低电流限制阈值。该器件还支持使用外部 VCC 电源来提高效 率。运行低电流和脉冲跳跃模式可在轻负载时提高效率。

该器件具有内置保护特性,例如逐周期电流限制、过压保护、线路 UVLO 和热关断。LM51561H 器件选项中有断 续模式过载保护。附加特性包括:低关断 Io、可编程软启动、可编程斜坡补偿、精密基准、电源正常指示器以及 外部时钟同步。

6 Device Comparison Table

| DEVICE OPTION | HICCUP MODE PROTECTION |
|---------------|------------------------|
| LM5156H | Disabled |
| LM51561H | Enabled |



7 Pin Configuration and Functions




图 7-1. 14-Pin HTSSOP PWP Package (Transparent Top View)

Pin Functions

| | PIN | TYPE ⁽¹⁾ | DESCRIPTION |
|-----|------------------|---------------------|---|
| NO. | NAME | | DESCRIPTION |
| 1 | BIAS | Р | Supply voltage input to the VCC regulator. Connect a bypass capacitor from this pin to PGND. |
| 2 | NC | - | No electrical contact |
| 3 | VCC | Р | Output of the internal VCC regulator and supply voltage input of the MOSFET driver. Connect a ceramic bypass capacitor from this pin to PGND. |
| 4 | GATE | 0 | N-channel MOSFET gate drive output. Connect directly to the gate of the N-channel MOSFET through a short, low inductance path. |
| 5 | PGND | G | Power ground pin. Connect directly to the ground connection of the sense resistor through a low inductance wide and short path. |
| 6 | AGND | G | Analog ground pin. Connect directly to the analog ground plane through a wide and short path. |
| 7 | CS | I | Current sense input pin. Connect to the positive side of the current sense resistor through a short path. |
| 8 | COMP | 0 | Output of the internal transconductance error amplifier. Connect the loop compensation components between this pin and ground plane. |
| 9 | DITHOFF | I | Spread spectrum selection pin. Internal spread spectrum (Clock dithering) is disabled when the pin is connected to the VCC pin. Connecting the pin to AGND enables the internal spread spectrum. |
| 10 | FB | I | Inverting input of the error amplifier. Connect a voltage divider from the output to this pin to set output voltage in boost/SEPIC/non-isolated flyback topologies. Connect the low-side feedback resistor to AGND. |
| 11 | SS | I | Soft-start time programming pin. An external capacitor and an internal current source set the ramp rate of the internal error amplifier reference during soft start. Connect the ground connection of the capacitor to AGND. |
| 12 | RT | I | Switching frequency setting pin. The switching frequency is programmed by a single resistor between RT and AGND. |
| 13 | PGOOD | 0 | Power-good indicator. An open-drain output which goes low if FB is below the undervoltage threshold. Connect a pullup resistor to the system voltage rail. If not used, leave the pin floating. |
| 14 | EN/UVLO/ SYNC | I | Undervoltage lockout programming pin. The converter start-up and shutdown levels can be programmed by connecting this pin to the supply voltage through a resistor divider. The internal clock can be synchronized to an external clock by applying a negative pulse signal into the EN/UVLO/SYNC pin. This pin must not be left floating. Connect to BIAS pin if not used. Connect the low-side UVLO resistor to AGND. |
| _ | EP | _ | Exposed pad of the package. The exposed pad must be connected to AGND and the large ground copper plane to decrease thermal resistance. |

(1) G = Ground, I = Input, O = Output, P = Power



8 Specifications

8.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range⁽¹⁾

| | | MIN | MAX | UNIT |
|---|-------------------------------|-------|------------------------|------|
| | BIAS to AGND | - 0.3 | 65 | |
| | UVLO to AGND | - 0.3 | V _{BIAS} +0.3 | |
| | SS to AGND ⁽²⁾ | - 0.3 | 3.8 | |
| | RT to AGND ⁽²⁾ | - 0.3 | 3.8 | |
| Input | FB to AGND | - 0.3 | 4.0 | V |
| | CS to AGND(DC) | - 0.3 | 0.3 | |
| | CS to AGND(50ns transient) | - 1 | | |
| | PGND to AGND | -0.3 | 0.3 | |
| | DITHOFF to AGND | -0.3 | 18 | |
| | VCC to AGND | - 0.3 | 18 ⁽³⁾ | |
| Quitaut | GATE to AGND (50ns transient) | - 1 | | V |
| Output | PGOOD to AGND ⁽⁴⁾ | - 0.3 | 18 | v |
| | COMP to AGND ⁽⁵⁾ | - 0.3 | | |
| Junction temperature, T _J ⁽⁶⁾ | | - 40 | 150 | °C |
| Storage terr | perature, T _{stg} | - 55 | 150 | U |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This pin is not specified to have an external voltage applied.

(3) 18 V or V_{BIAS} + 0.3 V whichever is lower

(4) The maximum current sink is limited to 1 mA when V_{PGOOD} > V_{BIAS} .

(5) This pin has an internal max voltage clamp which can handle up to 1.6 mA.

(6) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

8.2 ESD Ratings

| | | | VALUE | UNIT | |
|--------------------|---------------|--|-------|------|--|
| | Electrostatic | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | V | |
| V _(ESD) | discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | ±500 | v | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



8.3 Recommended Operating Conditions

Over the recommended operating junction temperature range⁽¹⁾

| | | MIN | NOM MAX | UNIT |
|-------------------|---|------|---------|------|
| V _{BIAS} | Bias input ⁽²⁾ | 2.97 | 60 | V |
| V _{VCC} | VCC voltage ⁽³⁾ | 2.97 | 16 | V |
| VDITHOFF | DITHOFF input | 0 | 16 | V |
| V _{UVLO} | UVLO input | 0 | 60 | V |
| V _{FB} | FB input | 0 | 4.0 | V |
| f _{SW} | Typical switching frequency | 100 | 2200 | kHz |
| f _{SYNC} | Synchronization pulse frequency | 100 | 2200 | kHz |
| TJ | Operating junction temperature ⁽⁴⁾ | - 40 | 150 | °C |

(1) Operating Ratings are conditions under the device is intended to be functional. For specifications and test conditions, see *Electrical Characteristics*.

(2) BIAS pin operating range is from 2.97 V to 16 V when VCC is directly connected to BIAS. BIAS pin operating range is from 3.5V to 60V when VCC is supplied from the internal VCC regulator.

(3) This pin voltage should be less than V_{BIAS} + 0.3 V.

(4) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

8.4 Thermal Information

| | | LM5156xH | |
|------------------------|---|-------------|------|
| | THERMAL METRIC ⁽¹⁾ | PWP(HTSSOP) | UNIT |
| | | 14 PINS | |
| R _{0 JA} | Junction-to-ambient thermal resistance (LM5156HEVM-FLY) | 54.7 | °C/W |
| R _{0 JA} | Junction-to-ambient thermal resistance | 44.1 | °C/W |
| R ₀ JC(top) | Junction-to-case (top) thermal resistance | 49.1 | °C/W |
| R _{0 JB} | Junction-to-board thermal resistance | 20.7 | °C/W |
| ΨJT | Junction-to-top characterization parameter (LM5156HEVM-FLY) | 2.0 | °C/W |
| ^ψ JT | Junction-to-top characterization parameter | 2.3 | °C/W |
| ψ _{JB} | Junction-to-board characterization parameter (LM5156HEVM-FLY) | 17.3 | °C/W |
| ψ _{JB} | Junction-to-board characterization parameter | 20.7 | °C/W |
| R _{0 JC(bot)} | Junction-to-case (bottom) thermal resistance | 7.9 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

8.5 Electrical Characteristics

Typical values correspond to $T_J = 25^{\circ}$ C. Minimum and maximum limits apply over $T_J = -40^{\circ}$ C to 150° C. Unless otherwise stated, $V_{BIAS} = 12$ V, $R_T = 9.09$ k Ω

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------|----------------------------|---|------|-------|------|------|
| SUPPLY CURREN | т | | | | | |
| I _{SHUTDOWN(BIAS)} | BIAS shutdown current | V _{BIAS} = 12 V, V _{UVLO} = 0 V | | 2.6 | 5 | μA |
| I _{OPERATING(BIAS)} | BIAS operating current | V_{BIAS} = 12 V, V_{UVLO} = 2.0 V, V_{FB} = V_{REF} , R_T = 220 k Ω | | 490 | 580 | μA |
| VCC REGULATO | ર | | | | | |
| V _{VCC-REG} | VCC regulation | V _{BIAS} = 8 V, No load | 6.5 | 6.85 | 7 | V |
| | VCC regulation | V _{BIAS} = 8 V, I _{VCC} = 35 mA | 6.5 | | | V |
| V _{VCC-UVLO(RISING)} | VCC UVLO threshold | VCC rising | 2.75 | 2.85 | 2.95 | V |
| | VCC UVLO hysteresis | VCC falling | | 0.063 | | V |
| I _{VCC-CL} | VCC sourcing current limit | V _{BIAS} = 10 V, V _{VCC} = 0 V | 35 | 110 | | mA |
| ENABLE | I | | | | | |
| V _{EN(RISING)} | Enable threshold | EN rising | 0.4 | 0.52 | 0.7 | V |

Copyright © 2021 Texas Instruments Incorporated

LM5156H, LM51561H ZHCSLK5 - SEPTEMBER 2020



Typical values correspond to T_J = 25°C. Minimum and maximum limits apply over T_J = -40°C to 150°C. Unless otherwise stated, V_{BIAS} = 12 V, R_T = 9.09 k Ω

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|--|--|-------|------|-------|--------|
| V _{EN(FALLING)} | Enable threshold | EN falling | 0.33 | 0.49 | 0.63 | V |
| V _{EN(HYS)} | Enable hysteresis | EN falling | | 0.03 | | V |
| UVLO/SYNC | | | | | | |
| V _{UVLO(RISING)} | UVLO / SYNC threshold | UVLO rising | 1.425 | 1.5 | 1.575 | V |
| V _{UVLO(FALLING)} | UVLO / SYNC threshold | UVLO falling | 1.370 | 1.45 | 1.520 | V |
| V _{UVLO(HYS)} | UVLO / SYNC threshold hysteresis | UVLO falling | | 0.05 | | V |
| I _{UVLO} | UVLO hysteresis current | V _{UVLO} = 1.6 V | 4 | 5 | 6 | μA |
| SPREAD SPECTE | NM | 1 | | | | |
| VDITHOFF(RISING) | Clock dithering threshold | DITHOFF rising, V _{BIAS} = 4 V | 1.1 | 1.7 | 2.1 | V |
| VDITHOFF(FALLING) | Clock dithering threshold | DITHOFF falling, V _{BIAS} = 4 V | 0.6 | 1.2 | 1.8 | V |
| V _{DITHOFF(HYS)} | Clock dithering threshold hysteresis | DITHOFF falling, V _{BIAS} = 4 V | | 0.5 | | V |
| SS | | | | | | |
| I _{SS} | Soft-start current | | 9 | 10 | 11 | μA |
| | SS pull-down switch r _{DS(on)} | | | 55 | | Ω |
| PULSE WIDTH M | | 1 | | | | |
| fsw1 | Switching frequency | R _T = 220 k Ω , V _{BIAS} = 4 V | 85 | 100 | 115 | kHz |
| fsw2 | Switching frequency | R _T = 9.09 k Ω , V _{BIAS} = 4 V | 1980 | 2200 | 2420 | kHz |
| t _{ON(MIN)} | Minimum on-time | R _T = 9.09 k Ω | | 50 | | ns |
| D _{MAX1} | Maximum duty cycle limit | $R_{T} = 9.09 \text{ k}\Omega$, $V_{\text{BIAS}} = 4 \text{ V}$ | 80 | 85 | 90 | % |
| | Maximum duty cycle limit | | 90 | 93 | 96 | % |
| D _{MAX2} | | R_T = 220 k Ω , V_{BIAS} = 4 V | 90 | 95 | 90 | 70 |
| | | D 000 L 0 | 00.5 | | 07.5 | |
| SLOPE | Peak slope compensation current | R _T = 220 k Ω | 22.5 | 30 | 37.5 | μA |
| V _{CLTH} | Current Limit threshold (CS- PGND) | | 93 | 100 | 107 | mV |
| HICCUP MODE P | ROTECTION (LM51561) | | | | | |
| | Hiccup enable cycles | | | 64 | | Cycles |
| | Hiccup timer reset cycles | | | 8 | | Cycles |
| ERROR AMPLIFIE | ER | | | | | |
| V _{REF} | FB reference | | 0.99 | 1 | 1.01 | V |
| Gm | Transconductance | | | 2 | | mA/V |
| | COMP sourcing current | V _{COMP} = 1.2V | 180 | | | μA |
| | COMP clamp voltage | COMP rising (V _{UVLO} = 2.0 V) | 2.5 | 2.8 | | V |
| | COMP clamp voltage | COMP falling | | 1 | 1.15 | V |
| OVP | | | | | | |
| V _{OVTH} | Over-voltage threshold | FB rising (in reference to V_{REF}) | 107 | 110 | 113 | % |
| | Over-voltage threshold | FB falling (in reference to V_{REF}) | | 105 | | % |
| PGOOD | | | 1 | | | |
| | PGOOD pull-down switch r _{DS(on)} | 1 mA sinking | | 90 | | Ω |
| V _{UVTH} | Under-voltage threshold | FB falling (in reference to V _{REF}) | 87 | 90 | 93 | % |
| | Under-voltage threshold | FB rising (in reference to V _{REF}) | | 95 | | % |
| MOSFET DRIVER | | · · · | I | | I | |
| | High-state voltage drop | 100 mA sinking | | 0.25 | | V |
| | I lightstate voltage utop | rooming | | 0.20 | | v |




Typical values correspond to T_J = 25°C. Minimum and maximum limits apply over T_J = -40°C to 150°C. Unless otherwise stated, V_{BIAS} = 12 V, R_T = 9.09 k Ω

| PARAMETER | | TEST CONDITIONS | MIN | ТҮР | MAX | UNIT |
|------------------|-----------------------------|--------------------|-----|-----|-----|------|
| THERMAL SHUTE | OOWN | | | | | |
| T _{TSD} | Thermal shutdown threshold | Temperature rising | | 175 | | °C |
| | Thermal shutdown hysteresis | | | 15 | | °C |

LM5156H, LM51561H ZHCSLK5 - SEPTEMBER 2020




8.6 Typical Characteristics





LM5156H, LM51561H


ZHCSLK5 - SEPTEMBER 2020



Copyright © 2021 Texas Instruments Incorporated

LM5156H, LM51561H ZHCSLK5 - SEPTEMBER 2020







9 Detailed Description

9.1 Overview


The LM5156xH device is a wide input range, non-synchronous boost controller that uses peak-current-mode control. The device can be used in boost, SEPIC, and flyback topologies.

The device can start up from a 1-cell battery with a minimum of 2.97 V if the BIAS pin is connected to the VCC pin. It can operate with the input supply voltage as low as 1.5 V if the BIAS pin is greater than 3.5 V. The internal VCC regulator also supports BIAS pin operation up to 60 V (65-V absolute maximum). The switching frequency is dynamically programmable with an external resistor from 100 kHz to 2.2 MHz. Switching at 2.2 MHz minimizes AM band interference and allows for a small solution size and fast transient response. To reduce the EMI of the power supply, the device provides an optional dual random spread spectrum which reduces the EMI over the wide frequency span.

The device features a 1.5-A standard MOSFET driver and a low 100-mV current limit threshold. The device also supports the use of an external VCC supply to improve efficiency. Low operating current and pulse skipping operation improve efficiency at light loads.

The device has built-in protection features such as cycle-by-cycle current limit, overvoltage protection, line UVLO, and thermal shutdown. Hiccup mode overload protection is available in the LM51561H device option. Additional features include low shutdown I_Q , programmable soft start, programmable slope compensation, precision reference, power good indicator, and external clock synchronization.

9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 Line Undervoltage Lockout (UVLO/SYNC/EN Pin)

The device has a dual-level UVLO circuit. During power-on, if the BIAS pin voltage is greater than 2.7 V, and the UVLO pin voltage is in between the enable threshold (V_{EN}) and the UVLO threshold (V_{UVLO}) for more than 1.5 µs (see # 9.3.6 for more details), the device starts up and an internal configuration starts. The device typically requires a 65-µs internal start-up delay before entering standby mode. In standby mode, VCC regulator and RT regulator are operational, SS pin is grounded, and no switching at the GATE output.





图 9-1. Line UVLO and Enable

When the UVLO pin voltage is above the UVLO threshold, the device enters run mode. In run mode, a soft-start sequence starts if the VCC voltage is greater than 4.5 V, or 50 μ s after the VCC voltage exceeds the 2.85-V VCC UV threshold (V_{VCC-UVLO}), whichever comes first. UVLO hysteresis is accomplished with an internal 50-mV voltage hysteresis and an additional 5- μ A current source that is switched on or off. When the UVLO pin voltage exceeds the UVLO pin voltage falls below the UVLO threshold, the current source is enabled to quickly raise the voltage at the UVLO pin. When the UVLO pin voltage falls below the UVLO threshold, the current source is disabled causing the voltage at the UVLO pin to fall quickly. When the UVLO pin voltage is less than the enable threshold (V_{EN}), the device enters shutdown mode after a 35- μ s (typical) delay with all functions disabled.










图 9-3. Boost Start-Up Waveforms Case2: Start-Up When VCC > 4.5 V, EN Toggle After Start-Up

The external UVLO resistor divider must be designed so that the voltage at the UVLO pin is greater than 1.5 V (typical) when the input voltage is in the desired operating range. The values of R_{UVLOT} and R_{UVLOB} can be calculated as shown in 572 and 572.

$$R_{UVLOT} = \frac{V_{SUPPLY(ON)} \times \frac{V_{UVLO(FALLING)}}{V_{UVLO(RISING)}} - V_{SUPPLY(OFF)}}{I_{UVLO}}$$
(1)

where

- V_{SUPPLY(ON)} is the desired start-up voltage of the converter.
- V_{SUPPLY(OFF)} is the desired turnoff voltage of the converter.

$$R_{UVLOB} = \frac{V_{UVLO(RISING)} \times R_{UVLOT}}{V_{SUPPLY(ON)} - V_{UVLO(RISING)}}$$

A UVLO capacitor (C_{UVLO}) is required in case the input voltage drops below the $V_{SUPPLY(OFF)}$ momentarily during the start-up or during a severe load transient at the low input voltage. If the required UVLO capacitor is large, an additional series UVLO resistor (R_{UVLOS}) can be used to quickly raise the voltage at the UVLO pin when the 5- μ A hysteresis current turns on.

Copyright © 2021 Texas Instruments Incorporated

(2)






图 9-4. Line UVLO using Three UVLO Resistors

Do not leave the UVLO pin floating. Connect to the BIAS pin if not used.

9.3.2 High Voltage VCC Regulator (BIAS, VCC Pin)

The device has an internal wide input VCC regulator which is sourced from the BIAS pin. The wide input VCC regulator allows the BIAS pin to be connected directly to supply voltages from 3.5 V to 60 V.

The VCC regulator turns on when the device is in standby or run mode. When the BIAS pin voltage is below the VCC regulation target, the VCC output tracks the BIAS with a small dropout voltage. When the BIAS pin voltage is greater than the VCC regulation target, the VCC regulator provides 6.85-V supply for the N-channel MOSFET driver.

The VCC regulator sources current into the capacitor connected to the VCC pin with a minimum of 35-mA capability. The recommended VCC capacitor value is from 1 μ F to 4.7 μ F.

The device supports a wide input range from 3.5 V to 60 V in normal configuration. By connecting the BIAS pin directly to the VCC pin, the device supports inputs from 2.97 V to 16 V. This configuration is recommended when the device starts up from a 1-cell battery.




图 9-5. 2.97-V Start-Up (BIAS = VCC)

The minimum supply voltage after start-up can be further decreased by supplying the BIAS pin from the boost converter output or from an external power supply as shown in \boxtimes 9-6.






图 9-6. Decrease the Minimum Operating Voltage After Start-Up

In flyback topology, the internal power dissipation of the device can be decreased by supplying the VCC using an additional transformer winding. In this configuration, the external VCC supply voltage must be greater than the VCC regulation target ($V_{VCC-REG}$), and the BIAS pin voltage must be greater the VCC voltage because the VCC regulator includes a diode between VCC and BIAS.




图 9-7. External VCC Supply (BIAS ≥ VCC)

If the voltage of the external VCC bias supply is greater than the BIAS pin voltage, use an external blocking diode from the input power supply to the BIAS pin to prevent the external bias supply from passing current to the boost input supply through VCC.

9.3.3 Soft Start (SS Pin)

The soft-start feature helps the converter gradually reach the steady state operating point, thus reducing start-up stresses and surges. The device regulates the FB pin to the SS pin voltage or the internal reference, whichever is lower.

At start-up, the internal 10- μ A soft-start current source (I_{SS}) turns on 50 μ s after the VCC voltage exceeds the 2.85-VCC UV threshold, or if the VCC voltage is greater than 4.5 V, whichever comes first. The soft-start current gradually increases the voltage on an external soft-start capacitor connected to the SS pin. This results in a gradual rise of the output voltage. The SS pin is pulled down to ground by an internal switch when the VCC is



less than VCC UVLO threshold, the UVLO is less than the UVLO threshold, during hiccup mode off-time or thermal shutdown.

In boost topology, soft-start time (t_{SS}) varies with the input supply voltage. The soft-start time in boost topology is calculated as shown in $\overline{5}$ 程式 3.

$$t_{SS} = \frac{C_{SS}}{I_{SS}} \times \left(1 - \frac{V_{SUPPLY}}{V_{LOAD}}\right)$$
(3)

In SEPIC topology, the soft-start time (t_{SS}) is calculated as follows.

$$t_{SS} = \frac{C_{SS}}{I_{SS}}$$
(4)

TI recommends choosing the soft-start time long enough so that the converter can start up without going into an overcurrent state. See $\frac{1}{7}$ 9.3.11 for more detailed information.

图 9-8 shows an implementation of primary side soft-start in flyback topology.




图 9-8. Primary-Side Soft Start in Flyback

图 9-9 shows an implementation of secondary side soft start in flyback topology.




图 9-9. Secondary-Side Soft Start in Flyback

9.3.4 Switching Frequency (RT Pin)

The switching frequency of the device can be set by a single RT resistor connected between the RT and the AGND pins. The resistor value to set the RT switching frequency (f_{RT}) is calculated as shown in β 程式 5.

$$R_T = \frac{2.21 \times 10^{10}}{f_{RT(TYPICAL)}} - 955$$

(5)



The RT pin is regulated to 0.5 V by the internal RT regulator when the device is enabled.

9.3.5 Dual Random Spread Spectrum (DRSS)

The device provides a digital spread spectrum which reduces the EMI of the power supply over a wide frequency range. This function is dynamically selectable during operation. The internal modulator dithers the internal clock when the DITHOFF pin is less than 1.0 V or the pin is grounded, and it stops clock dithering when the DITHOFF pin is greater than 2.0 V or the pin is connected to VCC. When an external synchronization clock is applied to the SYNC pin, the internal spread spectrum is disabled. DRSS (a) combines a low frequency triangular modulation profile (b) with a high frequency cycle-by-cycle random modulation profile (c). The low frequency triangular modulation improves performance in lower radio frequency bands (for example. AM band), while the high frequency random modulation improves performance in higher radio frequency bands (for example, FM band). In addition, the frequency of the triangular modulation is further modulated randomly to reduce the likelihood of any audible tones. To minimize output voltage ripple caused by spread spectrum, duty cycle is modified on a cycle-by-cycle basis to maintain a nearly constant duty cycle when dithering is enabled (see ^[X] 9-10).




图 9-10. Dual Random Spread Spectrum

9.3.6 Clock Synchronization (UVLO/SYNC/EN Pin)

The switching frequency of the device can be synchronized to an external clock by pulling down the UVLO/ SYNC pin. The internal clock of the device is synchronized at the falling edge, but ignores the falling edge input during the forced off-time which is determined by the maximum duty cycle limit. The external synchronization clock must pull down the UVLO/SYNC pin voltage below 1.45 V (typical). The duty cycle of the pulldown pulse is not limited, but the minimum pulldown pulse width must be greater than 150 ns, and the minimum pullup pulse width must be greater than 250 ns. 🕅 9-11 shows an implementation of the remote shutdown function. The UVLO pin can be pulled down by a discrete MOSFET or an open-drain output of an MCU. In this configuration, the device stops switching immediately after the UVLO pin is grounded, and the device shuts down 35 μ s (typical) after the UVLO pin is grounded.








图 9-11. UVLO and Shutdown

Solution 9-12 shows an implementation of shutdown and clock synchronization functions together. In this configuration, the device stops switching immediately when the UVLO pin is grounded, and the device shuts down if f_{SYNC} stays in high logic state for longer than 35 µs (typical) (UVLO is in low logic state for more than 35 µs (typical)). The device runs at the f_{SYNC} if clock pulses are provided after the device is enabled.





Solution 9-14 and Solution 9-15 show implementations of standby and clock synchronization functions together. In this configuration, the device stops switching immediately if f_{SYNC} stays in high logic state and enters standby mode if f_{SYNC} stays in high logic state for longer than two switching cycles. The device runs at the f_{SYNC} if clock pulses are provided. Because the device can be enabled when the UVLO pin voltage is greater than the enable threshold for more than 1.5 µs, the configurations in Solution 9-14 and Solution 9-15 are recommended if the external clock synchronization pulses are provided from the start before the device is enabled. This 1.5-µs requirement can be relaxed when the duty cycle of the synchronization pulses. When the switching frequency is greater than 1.1 MHz, the UVLO pin voltage should be greater than the enable threshold for more than 1.5 µs before applying the external synchronization pulse.




图 9-13. Required Duty Cycle to Start Up by SYNC








图 9-14. UVLO, Standby, and Clock Synchronization (a)





If the UVLO function is not required, the shutdown and clock synchronization functions can be implemented together by using one push-pull output of the MCU. In this configuration, the device shuts down if f_{SYNC} stays in low logic state for longer than 35 µs (typical). The device is enabled if f_{SYNC} stays in high logic state for longer than 1.5 µs. The device runs at the f_{SYNC} if clock pulses are provided after the device is enabled. Also, in this configuration, it is recommended to apply the external clock pulses after the BIAS is supplied. By limiting the current flowing into the UVLO pin below 1 mA using a current limiting resistor, the external clock pulses can be supplied before the BIAS is supplied (see 89-16).




图 9-16. Shutdown and Clock Synchronization

8 9-17 shows an implementation of inverted enable using external circuit.






图 9-17. Inverted UVLO

The external clock frequency (f_{SYNC}) must be within +25% and -30% of $f_{RT(TYPICAL)}$. Because the maximum duty cycle limit and the peak current limit with slope resistor (R_{SL}) are affected by the clock synchronization, take extra care when using the clock synchronization function. See # 9.3.7, # 9.3.8, and # 9.3.12 for more information.

9.3.7 Current Sense and Slope Compensation (CS Pin)

The device has a low-side current sense and provides both fixed and optional programmable slope compensation ramps, which help to prevent subharmonic oscillation at high duty cycle. Both fixed and programmable slope compensation ramps are added to the sensed inductor current input for the PWM operation. But, only the programmable slope compensation ramp is added to the sensed inductor current input (see \mathbb{R} 9-18). For an accurate peak current limit operation over the input supply voltage, TI recommends using only the fixed slope compensation (see \mathbb{R} 8-5).

The device can generate the programmable slope compensation ramp using an external slope resistor (R_{SL}) and a sawtooth current source with a slope of 30 μ A × f_{RT}. This current flows out of the CS pin.




图 9-18. Current Sensing and Slope Compensation






图 9-19. Slope Compensation Ramp (a) at PWM Comparator Input




图 9-20. Slope Compensation Ramp (b) at Current Limit Comparator Input

Use 方程式 6 to calculate the value of the peak slope current (I_{SLOPE}) and use 方程式 7 to calculate the value of the peak slope voltage (V_{SLOPE}).

$$I_{SLOPE} = 30\mu A \times \frac{f_{RT}}{f_{SYNC}}$$

$$V_{SLOPE} = 40mV \times \frac{f_{RT}}{f_{SYNC}}$$
(6)
(7)

where

• f_{SYNC} = f_{RT} if clock synchronization is not used.

According to peak current mode control theory, the slope of the compensation ramp must be greater than half of the sensed inductor current falling slope to prevent sub-harmonic oscillation at high duty cycle. Therefore, the minimum amount of slope compensation in boost topology should satisfy the following inequality:

$$0.5 \times \frac{(V_{LOAD} + V_{F}) - V_{SUPPLY}}{L_{M}} \times R_{S} \times Margin < 40mV \times f_{SW}$$
(8)

where

• V_F is a forward voltage drop of D1, the external diode.

The recommended margin to cover non-ideal factors is 1.2. If required, R_{SL} can be added to further increase the slope of the compensation ramp. Typically 82% of the sensed inductor current falling slope is known as an optimal amount of the slope compensation. The R_{SL} value to achieve 82% of the sensed inductor current falling slope is calculated as shown in 方程式 9.

$$0.82 \times \frac{\left(V_{LOAD} + V_{F}\right) - V_{SUPPLY}}{L_{M}} \times R_{S} = \left(30uA \times R_{SL} + 40mV\right) \times f_{SW}$$
(9)

If clock synchronization is not used, the f_{SW} frequency equals the f_{RT} frequency. If clock synchronization is used, the f_{SW} frequency equals the f_{SYNC} frequency. The maximum value for the R_{SL} resistance is 2 k Ω .



9.3.8 Current Limit and Minimum On-time (CS Pin)

The device provides cycle-by-cycle peak current limit protection that turns off the MOSFET when the sum of the inductor current and the programmable slope compensation ramp reaches the current limit threshold (V_{CLTH}). Peak inductor current limit ($I_{PEAK-CL}$) in steady state is calculated as shown in \overline{f} 程式 10.

$$I_{PEAK-CL} = \frac{V_{CLTH} - 30\mu A \times R_{SL} \times \frac{f_{RT}}{f_{SYNC}} \times D}{R_{S}}$$
(10)

The practical duty cycle is greater than the estimated due to voltage drops across the MOSFET and sense resistor. The estimated duty cycle is calculated as shown in 方程式 11.

$$D = 1 - \frac{V_{SUPPLY}}{V_{LOAD} + V_{F}}$$
(11)

Boost converters have a natural pass-through path from the supply to the load through the high-side power diode (D1). Because of this path and the minimum on-time limitation of the device, boost converters cannot provide current limit protection when the output voltage is close to or less than the input supply voltage. The minimum on-time is shown in 图 8-12 and is calculated as 方程式 12.

$$t_{ON(MIN)} \approx \frac{800 \times 10^{-15}}{\frac{1}{8 \times R_T} + 4 \times 10^{-6}}$$
(12)

If required, a small external RC filter (R_F , C_F) at the CS pin can be added to overcome the large leading edge spike of the current sense signal. Select an R_F value which is in the range of 10 Ω to 200 Ω and a C_F value in the rage of 100 pF to 2 nF. Because of the effect of this RC filter, the peak current limit is not valid when the on-time is less than 2 × R_F × C_F . To fully discharge the C_F during the off-time, the RC time constant should satisfy the following inequality.

$$3 \times R_{F} \times C_{F} < \frac{1 - D}{f_{SW}}$$
(13)

9.3.9 Feedback and Error Amplifier (FB, COMP Pin)

The feedback resistor divider is connected to an internal transconductance error amplifier which features high output resistance ($R_0 = 10 \ M\Omega$) and wide bandwidth (BW = 7 MHz). The internal transconductance error amplifier sources current, which is proportional to the difference between the FB pin and the SS pin voltage or the internal reference, whichever is lower. The internal transconductance error amplifier provides symmetrical sourcing and sinking capability during normal operation and reduces its sinking capability when the FB is greater than OVP threshold.

To set the output regulation target, select the feedback resistor values as shown in 方程式 14.

$$V_{\text{LOAD}} = V_{\text{REF}} \times \left(\frac{R_{\text{FBT}}}{R_{\text{FBB}}} + 1\right)$$
(14)

The output of the error amplifier is connected to the COMP pin, allowing the use of a Type 2 loop compensation network. R_{COMP} , C_{COMP} , and optional C_{HF} loop compensation components configure the error amplifier gain and phase characteristics to achieve a stable loop response. The absolute maximum voltage rating of the FB pin is



4.0 V. If necessary, especially during automotive load dump transient, the feedback resistor divider input can be clamped with an external Zener diode.

The COMP pin features internal clamps. The maximum COMP clamp limits the maximum COMP pin voltage below its absolute maximum rating even in shutdown. The minimum COMP clamp limits the minimum COMP pin voltage in order to start switching as soon as possible during no load to heavy load transition. The minimum COMP clamp is disabled when FB is connected to ground in flyback topology.

9.3.10 Power-Good Indicator (PGOOD Pin)

The device has a power-good indicator (PGOOD) to simplify sequencing and supervision. The PGOOD switches to a high impedance open-drain state when the FB pin voltage is greater than the feedback undervoltage threshold (V_{UVTH}), the VCC is greater than the VCC UVLO threshold and the UVLO/EN is greater than the EN threshold. A 25- μ s deglitch filter prevents any false pulldown of the PGOOD due to transients. The recommended minimum pullup resistor value is 10 k Ω .

Due to the internal diode path from the PGOOD pin to the BIAS pin, the PGOOD pin voltage cannot be greater than V_{BIAS} + 0.3 V.

9.3.11 Hiccup Mode Overload Protection (LM51561H Only)

To further protect the converter during prolonged current limit conditions, the LM51561H device option provides a hiccup mode overload protection. The internal hiccup mode fault timer of the device counts the PWM clock cycles when the cycle-by-cycle current limiting occurs after soft-start is finished. When the hiccup mode fault timer detects 64 cycles of current limiting, an internal hiccup mode off timer forces the device to stop switching and pulls down SS. Then, the device will restart after 32,768 cycles of hiccup mode off-time. The 64 cycle hiccup mode fault timer is reset if eight consecutive switching cycles occur without exceeding the current limit threshold. The soft-start time must be long enough not to trigger the hiccup mode protection after the soft-start is finished.




图 9-21. Hiccup Mode Overload Protection

To avoid an unexpected hiccup mode operation during a harsh load transient condition, it is recommended to have more margin when programming the peak-current limit.

9.3.12 Maximum Duty Cycle Limit and Minimum Input Supply Voltage

When designing boost converters, the maximum duty cycle should be reviewed at the minimum supply voltage. The minimum input supply voltage that can achieve the target output voltage is limited by the maximum duty cycle limit, and it can be estimated as follows.

$$V_{\text{SUPPLY}(\text{MIN})} \approx \left(V_{\text{LOAD}} + V_{\text{F}}\right) \times \left(1 - D_{\text{MAX}}\right) + I_{\text{SUPPLY}(\text{MAX})} \times R_{\text{DCR}} + I_{\text{SUPPLY}(\text{MAX})} \times \left(R_{\text{DS}(\text{ON})} + R_{\text{S}}\right) \times D_{\text{MAX}}$$
(15)

where

- I_{SUPPLY(MAX)} is the maximum input current.
- R_{DCR} is the DC resistance of the inductor.
- R_{DS(ON)} is the on-resistance of the MOSFET.



(17)

(18)

| $D_{MAX1} = 1 - 0.1 \times \frac{f_{SYNC}}{f_{RT}}$ | |
|---|------|
| ^T RT | (16) |
| | |

 $D_{MAX2} = 1 - 100 \text{ns} \times f_{SW}$

The minimum input supply voltage can be further decreased by supplying f_{SYNC} which is less than f_{RT} . D_{MAX} is D_{MAX1} or D_{MAX2} , whichever is lower.

9.3.13 MOSFET Driver (GATE Pin)

The device provides an N-channel MOSFET driver that can source or sink a peak current of 1.5 A. The peak sourcing current is larger when supplying an external VCC that is higher than 6.75-V VCC regulation target. During start-up especially when the input voltage range is below the VCC regulation target , the VCC voltage must be sufficient to completely enhance the MOSFET. If the MOSFET drive voltage is lower than the MOSFET gate plateau voltage during start-up, the boost converter may not start up properly and it can stick at the maximum duty cycle in a high power dissipation state. This condition can be avoided by selecting a lower threshold N-channel MOSFET switch and setting the V_{SUPPLY(ON)} greater than 6 to 7 V. Because the internal VCC regulator has a limited sourcing capability, the MOSFET gate charge should satisfy the following inequality.

$$Q_{G@VCC} \times f_{SW} < 35mA$$

An internal 1-M Ω resistor is connected between GATE and PGND to prevent a false turnon during shutdown. In boost topology, switch node dV/dT must be limited during the 65-µs internal start-up delay to avoid a false turnon, which is caused by the coupling through C_{DG} parasitic capacitance of the MOSFET.

9.3.14 Overvoltage Protection (OVP)

The device has OVP for the output voltage. OVP is sensed at the FB pin. If the voltage at the FB pin rises above the overvoltage threshold (V_{OVTH}), OVP is triggered and switching stops. During OVP, the internal error amplifier is operational, but the maximum source and sink capability is decreased to 40 μ A.

9.3.15 Thermal Shutdown (TSD)

An internal thermal shutdown turns off the VCC regulator, disables switching and pulls down the SS when the junction temperature exceeds the thermal shutdown threshold (T_{TSD}). After the temperature is decreased by 15°C, the VCC regulator is enabled again and the device performs a soft start.

9.4 Device Functional Modes

9.4.1 Shutdown Mode

If the UVLO pin voltage is below the enable threshold for longer than 35 μ s (typical), the device goes to shutdown mode with all functions disabled. In shutdown mode, the device decreases the BIAS pin current consumption to below 2.6 μ A (typical).

9.4.2 Standby Mode

If the UVLO pin voltage is greater than the enable threshold and below the UVLO threshold for longer than 1.5 µs, the device is in standby mode with the VCC regulator operational, RT regulator operational, SS pin grounded, and no switching at the GATE output. The PGOOD is activated when the VCC voltage is greater than the VCC UV threshold.

9.4.3 Run Mode

If the UVLO pin voltage is above the UVLO threshold and the VCC voltage is sufficient, the device enters RUN mode. In this mode, soft start starts 50 μ s after the VCC voltage exceeds the 2.85 VCC UV threshold, or if the VCC voltage is greater than 4.5 V, whichever comes first.



10 Application and Implementation

Note

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

10.1 Power-On Hours (POH)

The device is capable of operating at a wide temperature range including high junction temperature up to 150° C. It is designed to meet or exceed AEC-Q100 grade 1 specifications by accommodating additional IC junction temperature rise while operating at 125° C ambient temperature. The electrical specifications of the device is fully characterized between T_J of -40°C to 150°C to support automotive and other high junction temperature applications. Extended reliability test data beyond AEC-Q100 grade 1 specification is also available upon request.

The device is capable of supporting product lifetime operation temperature profiles typical to many automotive applications. $\gtrsim 10-1$ shows an example of an application with 19340 POH at an input bias voltage of 60 V. The life span of a semiconductor device is a function of bias conditions, operating temperatures, and power-on time. Extended operation at high junction temperature degrades the product total power-on hours.

| JUNCTION TEMPERATURE | POWER-ON HOURS | DISTRIBUTION | OPERATING CONDITIONS |
|----------------------|----------------|--------------|--------------------------------------|
| -15°C | 720 Hours | 3.7 % | |
| 48°C | 6300 Hours | 32.6 % | |
| 101°C | 11000 Hours | 56.9 % | BIAS = 60V E _a = 0.7eV |
| 145°C | 1200 Hours | 6.2 % | $L_a = 0.70$ |
| 150°C | 120 Hours | 0.6% | |


表 10-1. POH Breakdown

10.2 Application Information

How to Design a Boost Converter Using LM5156x explains how to design boost converter using the device. This comprehensive application note includes component selections and loop response optimization.

10.3 Typical Application

图 10-1 shows all optional components to design a boost converter.







10.3.1 Design Requirements

表 10-2 shows the intended input, output, and performance parameters for this application example.

| •••••••••••••••••••••••••••••••••••••• | | | | | | | |
|--|------------------------|--|--|--|--|--|--|
| DESIGN PARAMETER | VALUE | | | | | | |
| Minimum input supply voltage (V _{SUPPLY(MIN)}) | 6 V | | | | | | |
| Target output voltage (V _{LOAD}) | 24 V | | | | | | |
| Maximum load current (I _{LOAD}) | 2 A ($pprox$ 48 Watt) | | | | | | |
| Typical switching frequency (f _{SW}) | 440 kHz | | | | | | |

表 10-2. Design Example Parameters

10.3.2 Detailed Design Procedure

Use the Quick Start Calculator to expedite the process of designing of a regulator for a given application based on the device. Download the Quick Start Calculator for more information on loop response and component selection

LM5155x / LM5156x Boost Quick Start Calculator

The device is also WEBENCH® Designer enabled. The WEBENCH software uses an iterative design procedure and accesses comprehensive data bases of components when generating a design.

10.3.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

10.3.2.2 Recommended Components

 $\frac{10-3}{10-3}$ shows a recommended list of materials for this typical application.

| REFERENCE DESIGNATOR | QTY. | SPECIFICATION | MANUFACTURER (1) | PART NUMBER | | | | | |
|--------------------------|------|--|------------------|----------------------|--|--|--|--|--|
| R _T | 1 | RES, 49.9 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603 | Vishay-Dale | CRCW060349K9FKEA | | | | | |
| R _{FBT} | 1 | RES, 47.0 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603 | Vishay-Dale | CRCW060347K0FKEA | | | | | |
| R _{FBB} | 1 | RES, 2.0 k, 5%, 0.1 W, AEC-Q200 Grade 0, 0603 | Vishay-Dale | CRCW06032K00JNEA | | | | | |
| L _M | 1 | Inductor, Shielded, Composite, 6.8 uH, 18.5 A, 0.01 ohm, SMD | Coilcraft | XAL1010-682MEB | | | | | |
| R _S | 1 | RES, 0.008, 1%, 3 W, AEC-Q200 Grade 0, 2512 WIDE | Susumu | KRL6432E-M-R008-F-T1 | | | | | |
| R _{SL} | 1 | RES, 0, 5%, 0.1 W, 0603 | Yageo America | RC0603JR-070RL | | | | | |
| C _{OUT1} | 3 | CAP, CERM, 4.7 µ F, 50 V, ±10%, X7R, 1210 | TDK | C3225X7R1H475K250AB | | | | | |
| C _{OUT2} (Bulk) | 2 | CAP, Aluminum Polymer, 100 $~\mu$ F, 50 V, ±20%, 0.025 $~\Omega$, AEC-Q200 Grade 2, D10xL10mm SMD | Chemi-Con | HHXB500ARA101MJA0G | | | | | |
| C _{IN1} | 6 | CAP, CERM, 10 µ F, 50 V, ±10%, X7R, 1210 | MuRata | GRM32ER71H106KA12L | | | | | |

表 10-3. List of Materials



| REFERENCE DESIGNATOR | QTY. | SPECIFICATION | MANUFACTURER (1) | PART NUMBER | | |
|-------------------------|------|---|-------------------------------|---------------------|--|--|
| C _{IN2} (Bulk) | 1 | CAP, Polymer Hybrid, 100 $~\mu$ F, 50 V, ±20%, 28 $~\Omega$, 10x10 SMD | Panasonic | EEHZC1H101P | | |
| Q1 | 1 | MOSFET, N-CH, 40 V, 50 A, AEC-Q101, SON-8 | Infineon | IPC50N04S5L5R5ATMA1 | | |
| D1 | 1 | Schottky, 60 V, 10 A, AEC-Q101, CFP15 | Nexperia | PMEG060V100EPDZ | | |
| R _{COMP} | 1 | RES, 11.3 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603 | Vishay-Dale | CRCW060311K3FKEA | | |
| C _{COMP} | 1 | CAP, CERM, 0.022 µF, 100 V, ±10%, X7R, AEC-Q200 Grade 1, 0603 | CGA3E2X7R2A223K080AA | | | |
| C _{HF} | 1 | CAP, CERM, 220 pF, 20 V, ±5%, C0G/NP0, AEC-Q200 Grade 1, 0603 | CGA3E2C0G1H221J080AA | | | |
| R _{UVLOT} | 1 | RES, 21.0 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603 | Vishay-Dale | CRCW060321K0FKEA | | |
| R _{UVLOB} | 1 | RES, 7.32 k, 1%, 0.1 W, AEC-Q200 Grade 0, 0603 | Vishay-Dale | CRCW06037K32FKEA | | |
| R _{UVLOS} | 0 | N/A | N/A | N/A | | |
| C _{SS} | 1 | CAP, CERM, 0.22 µ F, 50 V, ±10%, X7R, AEC-Q200 Grade 1, 0603 | ТDК | CGA3E3X7R1H224K080A | | |
| D _G | 0 | N/A | N/A | N/A | | |
| R _G | 1 | RES, 0, 5%, 0.1 W, 0603 | Yageo America | RC0603JR-070RL | | |
| C _F | 1 | CAP, CERM, 100 pF, 50 V,±1%, C0G/NP0, 0603 | Kemet | C0603C101F5GACTU | | |
| R _F | 1 | RES, 100, 1%, 0.1 W, 0603 | Yageo America | RC0603FR-07100RL | | |
| R _{SNB} | 0 | N/A | N/A | N/A | | |
| C _{SNB} | 0 | N/A | N/A | N/A | | |
| R _{BIAS} | 1 | RES, 0, 5%, 0.1 W, AEC-Q200 Grade 0, 0603 | Panasonic | ERJ-3GEY0R00V | | |
| C _{BIAS} | 1 | CAP, CERM, 0.01 µ F, 50 V, ±10%, X7R, 0603 | Samsung Electro- Mechanics | CL10B103KB8NCNC | | |
| C _{VCC} | 1 | CAP, CERM, 1 µ F, 16 V, ±20%, X7R, AEC-Q200 Grade 1, 0603 | MuRata | GCM188R71C105MA64D | | |
| R _{PG} | 1 | RES, 24.9 k, 1%, 0.1 W, 0603 | Yageo America | RC0603FR-0724K9L | | |

表 10-3. List of Materials (continued)

(1) See # 13.1.1

10.3.2.3 Inductor Selection (L_M)

When selecting the inductor, consider three key parameters: inductor current ripple ratio (RR), falling slope of the inductor current, and RHP zero frequency (f_{RHP}).

Inductor current ripple ratio is selected to have a balance between core loss and copper loss. The falling slope of the inductor current must be low enough to prevent subharmonic oscillation at high duty cycle (additional R_{SL} resistor is required if not). Higher f_{RHP} (= lower inductance) allows a higher crossover frequency and is always preferred when using a small value output capacitor.

The inductance value can be selected to set the inductor current ripple between 30% and 70% of the average inductor current as a good compromise between RR, F_{RHP} and inductor falling slope.

10.3.2.4 Output Capacitor (C_{OUT})

There are a few ways to select the proper value of output capacitor (C_{OUT}). The output capacitor value can be selected based on output voltage ripple, output overshoot, or undershoot due to load transient.

The ripple current rating of the output capacitors must be enough to handle the output ripple current. By using multiple output capacitors, the ripple current can be split. In practice, ceramic capacitors are placed closer to the diode and the MOSFET than the bulk aluminum capacitors in order to absorb the majority of the ripple current.



10.3.2.5 Input Capacitor

The input capacitors decrease the input voltage ripple. The required input capacitor value is a function of the impedance of the source power supply. More input capacitors are required if the impedance of the source power supply is not low enough.

10.3.2.6 MOSFET Selection

The MOSFET gate driver of the device is sourced from the VCC. The maximum gate charge is limited by the 35mA VCC sourcing current limit.

A leadless package is preferred for high switching-frequency designs. The MOSFET gate capacitance should be small enough so that the gate voltage is fully discharged during the off-time.

10.3.2.7 Diode Selection

A Schottky is the preferred type for D1 diode due to its low forward voltage drop and small reverse recovery charge. Low reverse leakage current is important parameter when selecting the Schottky diode. The diode must be rated to handle the maximum output voltage plus any switching node ringing. Also, it must be able to handle the average output current.

10.3.2.8 Efficiency Estimation

The total loss of the boost converter (P_{TOTAL}) can be expressed as the sum of the losses in the device (P_{IC}), MOSFET power losses (P_Q), diode power losses (P_D), inductor power losses (P_L), and the loss in the sense resistor (P_{RS}).

$$P_{\text{TOTAL}} = P_{\text{IC}} + P_{\text{Q}} + P_{\text{D}} + P_{\text{L}} + P_{\text{RS}}$$
(19)

 P_{IC} can be separated into gate driving loss (P_G) and the losses caused by quiescent current (P_{IQ}).

$$\mathsf{P}_{\mathsf{IC}} = \mathsf{P}_{\mathsf{G}} + \mathsf{P}_{\mathsf{IQ}} \tag{20}$$

Each power loss is approximately calculated as follows:

$$P_{G} = Q_{G(@VCC)} \times V_{BIAS} \times f_{SW}$$
(21)

$$\mathsf{P}_{\mathsf{IQ}} = \mathsf{V}_{\mathsf{BIAS}} \times \mathsf{I}_{\mathsf{BIAS}} \tag{22}$$

 I_{VIN} and I_{VOUT} values in each mode can be found in the supply current section of $\,\#\,8.5.$

 P_Q can be separated into switching loss ($P_{Q(SW)}$) and conduction loss ($P_{Q(COND)}$).

$$P_{Q} = P_{Q(SW)} + P_{Q(COND)}$$
(23)

Each power loss is approximately calculated as follows:

$$P_{Q(SW)} = 0.5 \times (V_{LOAD} + V_F) \times I_{SUPPLY} \times (t_R + t_F) \times f_{SW}$$
⁽²⁴⁾

 t_R and t_F are the rise and fall times of the low-side N-channel MOSFET device. I_{SUPPLY} is the input supply current of the boost converter.

$$P_{Q(COND)} = D \times I_{SUPPLY}^{2} \times R_{DS(ON)}$$
(25)

Copyright © 2021 Texas Instruments Incorporated



 $R_{DS(ON)}$ is the on-resistance of the MOSFET and is specified in the MOSFET data sheet. Consider the $R_{DS(ON)}$ increase due to self-heating.

 P_D can be separated into diode conduction loss (P_{VF}) and reverse recovery loss (P_{RR}).

$$P_{\rm D} = P_{\rm VF} + P_{\rm RR} \tag{26}$$

Each power loss is approximately calculated as follows:

$$\mathsf{P}_{\mathsf{VF}} = (1 - \mathsf{D}) \times \mathsf{V}_{\mathsf{F}} \times \mathsf{I}_{\mathsf{SUPPLY}} \tag{27}$$

$$P_{RR} = V_{LOAD} \times Q_{RR} \times f_{SW}$$
⁽²⁸⁾

Q_{RR} is the reverse recovery charge of the diode and is specified in the diode data sheet. Reverse recovery characteristics of the diode strongly affect efficiency, especially when the output voltage is high.

 P_L is the sum of DCR loss (P_{DCR}) and AC core loss (P_{AC}). DCR is the DC resistance of inductor which is mentioned in the inductor data sheet.

$$P_{L} = P_{DCR} + P_{AC}$$
(29)

Each power loss is approximately calculated as follows:

 $P_{DCR} = I_{SUPPLY}^{2} \times R_{DCR}$ (30)

$$\mathsf{P}_{\mathsf{AC}} = \mathsf{K} \times \Delta \mathsf{I}^{\beta} \times \mathsf{f}_{\mathsf{SW}}^{\alpha} \tag{31}$$

$$\Delta I = \frac{V_{SUPPLY} \times D \times \frac{1}{f_{SW}}}{L_{M}}$$
(32)

 ΔI is the peak-to-peak inductor current ripple. K, α , and β are core dependent factors which can be provided by the inductor manufacturer.

P_{RS} is calculated as follows:

$$P_{\rm RS} = D \times I_{\rm SUPPLY}^2 \times R_{\rm S}$$
(33)


Efficiency of the power converter can be estimated as follows:

$$Efficiency = \frac{V_{LOAD} \times I_{LOAD}}{P_{TOTAL} + V_{LOAD} \times I_{LOAD}}$$
(34)

Copyright © 2021 Texas Instruments Incorporated



10.3.3 Application Curve



10.4 System Examples






图 10-3. Typical Boost Application






































图 10-10. Secondary-Side Regulated Isolated Flyback




图 10-11. Primary-Side Regulated Multiple-Output Isolated Flyback






图 10-12. Typical Non-Isolated Flyback




图 10-13. LED Driver with High-Side Current Sensing






图 10-14. Dual-Stage Automotive Rear-Lights LED Driver

11 Power Supply Recommendations

The device is designed to operate from a power supply or a battery whose voltage range is from 1.5 V to 60 V. The input power supply must be able to supply the maximum boost supply voltage and handle the maximum input current at 1.5 V. The impedance of the power supply and battery including cables must be low enough that an input current transient does not cause an excessive drop. Additional input ceramic capacitors may be required at the supply input of the converter.



12 Layout


12.1 Layout Guidelines

The performance of switching converters heavily depends on the quality of the PCB layout. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimize generation of unwanted EMI.

- Put the Q1, D1, and R_S components on the board first.
- Use a small size ceramic capacitor for C_{OUT}.
- Make the switching loop (C_{OUT} to D1 to Q1 to R_S to C_{OUT}) as small as possible.
- Leave a copper area near the D1 diode for thermal dissipation.
- Put the device near the R_S resistor.
- Put the C_{VCC} capacitor as near the device as possible between the VCC and PGND pins.
- Use a wide and short trace to connect the PGND pin directly to the center of the sense resistor.
- · Connect the CS pin to the center of the sense resistor. If necessary, use vias.
- Connect a filter capacitor between CS pin and power ground trace.
- Connect the COMP pin to the compensation components (R_{COMP} and C_{COMP}).
- Connect the C_{COMP} capacitor to the power ground trace.
- Connect the AGND pin directly to the analog ground plane. Connect the AGND pin to the R_{UVLOB}, R_T, C_{SS}, and R_{FBB} components.
- Connect the exposed pad to the AGND pin under the device.
- Connect the GATE pin to the gate of the Q1 FET. If necessary, use vias.
- Make the switching signal loop (GATE to Q1 to R_S to PGND to GATE) as small as possible.
- Add several vias under the exposed pad to help conduct heat away from the device. Connect the vias to a large ground plane on the bottom layer.



12.2 Layout Examples








图 12-2. PCB Layout Example 2



13 Device and Documentation Support

13.1 Device Support

13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

13.1.2 Development Support

For development support see the following:

- LM5155x / LM5156x Boost Quick Start Calculator
- LM5155x / LM5156x Flyback Quick Start Calculator
- LM5155x / LM5156x SEPIC Quick Start Calculator
- How to Design a Boost Converter Using LM5156x
- How to Design an Isolated Flyback Converter Using LM5156x
- How to Design a SEPIC Converter Using LM5156x

13.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

13.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

13.3 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

13.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments. WEBENCH[®] is a registered trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

13.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。



13.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。



14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



12-Jan-2021

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| LM51561HPWPR | ACTIVE | HTSSOP | PWP | 14 | 2000 | RoHS & Green | Call TI NIPDAU | Level-3-260C-168 HR | -40 to 150 | 51561H | Samples |
| LM5156HPWPR | ACTIVE | HTSSOP | PWP | 14 | 2000 | RoHS & Green | Call TI NIPDAU | Level-3-260C-168 HR | -40 to 150 | 5156H | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM


12-Jan-2021

PWP0014H

PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This drawing is not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
 5. Features may differ and may not be present.




PWP0014H

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

- numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.




PWP0014H

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

11. Board assembly site may have different recommendations for stencil design.



^{10.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司