

具有 Eco-mode™ 的 4.5V 至 18V 输入、3-A 同步降压型转换器

查询样品: TPS54329E

特性

- D-CAP2™ 模式支持快速瞬态响应
- 低输出纹波并支持陶瓷输出电容器
- 宽 V_{IN} 输入电压范围: 4.5 V 至 18 V
- 输出电压范围: 0.76 V 至 7.0 V
- 高效率集成型 FET 针对更低占空比应用进行了优化 , 支持 100 mΩ (高侧) 与 74 mΩ (低侧)
- 关断时的高效率, 流耗不足 10 µA
- 高初始带隙参考精度
- 可调软启动
- 预偏置软启动
- 650-kHz 开关频率 (f_{sw})
- 逐周期限流
- 自动跳跃 Eco-mode™ 以实现轻负载时的高效率


应用范围


- 低电压系统的广泛应用
 - 数字电视电源
 - 高清 蓝光光盘™ 播放器
 - 网络家庭终端设备
 - 数字机顶盒 (STB)

说明

TPS54329E 是一款自适应接通时间 D-CAP2™ 模式同步降压型转换器。 TPS54329E 为系统设计人员提供了一个低成本、低组件数量和低待机电流的解决方案来完成各种终端设备的电源总线调节器套件的设计。

TPS54329E 的主控制环路采用 D-CAP2™ 模式控制,无需外部补偿组件便可实现快速瞬态响 应。 自适应接通时间控制可在更高负载状态下的 PWM 模式与轻负载下的 Eco-mode™ 工作之间实现无缝转换。 Eco-mode™ 使 TPS54329E 能够在较轻负载状况下保持高效率。 此外,TPS54329E 的专有电路还使这个设备能够采用诸如 POSCAP 或 SP-CAP 等低等效串联电阻(ESR)输出电容器以及超低 ESR 陶瓷电容器。 该器件的工作输入电压介于 4.5 V 至 18 V 之间。 输出电压可在 0.76 V 与 7 V 之间进行编程。此外,该器件还支持可调软启动时间。 TPS54329E 采用 8-引脚 DDA 封装,设计工作温度范围为 -40°C 到 85°C。





A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

D-CAP2, Eco-mode are trademarks of Texas Instruments. 蓝光光盘 is a trademark of Blu-ray Disc Association.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾ (3)	ORDERABLE PART NUMBER	PIN	TRANSPORT MEDIA
–40°C to 85°C	DDA	TPS54329EDDA	0	Tube
	DDA	TPS54329EDDAR	0	Tape and Reel

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) All package options have Cu NIPDAU lead/ball finish.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		VA	VALUE			
		MIN	MIN MAX			
	VIN, EN	-0.3	20			
	VBST	-0.3	26			
	VBST (10 ns transient)	-0.3	28			
Input voltage range	VBST (vs SW)	-0.3	6.5	V		
	VFB, SS	-0.3	6.5			
	SW	-2	20			
	SW (10 ns transient)	-3	22			
Output valta as assess	VREG5	-0.3	6.5			
Output voltage range	GND	-0.3	0.3	V		
Voltage from GND to thermal pad	, V _{diff}	-0.2	0.2	V		
	Human Body Model (HBM)		2	kV		
Electrostatic discharge	Charged Device Model (CDM)		500	V		
Operating junction temperature, T _J		-40	150	°C		
Storage temperature, T _{stg}		-55	150			

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range, (unless otherwise noted)

			MIN	MAX	UNIT
V _{IN}	Supply input voltage range		4.5	18	V
		VBST	-0.1	24	
		VBST (10 ns transient)	-0.1	27	
		VBST(vs SW)	-0.1	5.7	
		SS	-0.1	5.7	
V_{I}	Input voltage range	EN	-0.1	18	V
		VFB	-0.1	5.5	
		SW	-1.8	18	
		SW (10 ns transient)	-3	21	
		GND	-0.1	0.1	
Vo	Output voltage range	VREG5	-0.1	5.7	V
Io	Output Current range	I _{VREG5}	0	10	mA
T _A	Operating free-air temperature		-40	85	°C
T_{J}	Operating junction temperature		-40	150	°C

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, $V_{IN} = 12 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	CURRENT		•			
I _{VIN}	Operating - non-switching supply current	V_{IN} current, $T_A = 25$ °C, $EN = 5$ V, $V_{FB} = 0.8$ V		800	1200	μΑ
I _{VINSDN}	Shutdown supply current	V _{IN} current, T _A = 25°C, EN = 0 V		4.3	10	μA
LOGIC TI	HRESHOLD				·	
\ /	EN high-level input voltage	EN	1.6			V
V_{EN}	EN low-level input voltage	EN			0.45	V
R _{EN}	EN pin resistance to GND	V _{EN} = 12 V	220	440	880	kΩ
V _{FB} VOL	TAGE AND DISCHARGE RESISTANCE		*			
	V _{FB} threshold voltage	$T_A = 25$ °C, $V_O = 1.05$ V, $I_O = 10$ mA, Ecomode TM operation		773		mV
V _{FBTH}		$T_A = 25$ °C, $V_O = 1.05$ V, continuous mode operation	749	765	781	mV
I _{VFB}	V _{FB} input current	V _{FB} = 0.8 V, T _A = 25°C		0	±0.1	μA
V _{REG5} OL	JTPUT		*			
V _{VREG5}	V _{REG5} output voltage	T _A = 25°C, 6.0 V < V _{IN} < 18 V, 0 < I _{VREG5} < 5 mA		5.5		V
I _{VREG5}	Output current	V _{IN} = 6 V, V _{REG5} = 4.0 V, T _A = 25°C ⁽¹⁾		60		mA
MOSFET						
_	High side switch resistance	25°C, V _{BST} - SW = 5.5 V ⁽¹⁾		100		mΩ
R _{DS(on)}	Low side switch resistance	25°C ⁽¹⁾		74		mΩ
CURREN	T LIMIT	-	*			
I _{ocl}	Current limit	L out = 1.5 μ H ⁽¹⁾	3.5	4.2	5.7	Α

⁽¹⁾ Not production tested.



ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range, V_{IN} = 12 V (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THERMA	L SHUTDOWN	·			·	
_	The arrest about decree the reach and	Shutdown temperature (2)		165		00
T _{SDN}	Thermal shutdown threshold	Hysteresis (2)	35			°C
ON-TIME	TIMER CONTROL	·			·	
t _{ON}	On time	V _{IN} = 12 V, V _O = 1.05 V	150			ns
t _{OFF(MIN)}	Minimum off time	$V_{IN} = 12 \text{ V}, V_{O} = 1.05 \text{ V}$ $T_{A} = 25^{\circ}\text{C}, V_{FB} = 0.7 \text{ V}^{(2)}$	260			ns
SOFT ST	ART	•	•		*	
	SS charge current	V _{SS} = 1 V	4.2	6.0	7.8	μΑ
I _{SS}	SS discharge current	V _{SS} = 0.5 V	0.1	0.2		mA
UVLO		·			·	
10/10	IN/I O three hold	Wake up V _{REG5} voltage	3.75			V
UVLO	UVLO threshold	Hysteresis V _{REG5} voltage	0.33			

⁽²⁾ Not production tested.



DEVICE INFORMATION

DDA PACKAGE (TOP VIEW)




PIN FUNCTIONS

PIN		DESCRIPTION
NAME	NO.	DESCRIPTION
VBST	1	Supply input for the high-side FET gate drive circuit. Connect 0.1µF capacitor between VBST and SW pins. An internal diode is connected between VREG5 and VBST.
VIN	2	Input voltage supply pin.
SW	3	Switch node connection between high-side NFET and low-side NFET.
GND	4	Ground pin. Power ground return for switching circuit. Connect sensitive SS and VFB returns to GND at a single point.
VFB	5	Converter feedback input. Connect to output voltage with feedback resistor divider.
VREG5	6	5.5 V power supply output. A capacitor (typical 0.47 μF) should be connected to GND. VREG5 is not active when EN is low.
EN	7	Enable input control. EN is active high and must be pulled up to enable the device.
SS	8	Soft-start control. An external capacitor should be connected to GND.
Exposed Thermal Pad	Back side	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to GND.



FUNCTIONAL BLOCK DIAGRAM





OVERVIEW

The TPS54329E is a 3 A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It operates using D-CAP2™ mode control. The fast transient response of D-CAP2™ control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

DETAILED DESCRIPTION

PWM Operation

The main control loop of the TPS54329E is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot is set by the converter input voltage, VIN, and the output voltage, VO, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2TM mode control.

PWM Frequency and Adaptive On-Time Control

TPS54329E uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54329E runs with a pseudo-constant frequency of 650 kHz by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage; therefore, when the duty ratio is VOUT/VIN, the frequency is constant.

Auto-Skip Eco-Mode™ Control

The TPS54329E is designed with Auto-Skip Eco-modeTM to increase light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when its zero inductor current is detected. As the load current further decreases the converter run into discontinuous conduction mode. The on-time is kept almost the same as is was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light load operation $I_{OUT(11)}$ current can be calculated in Equation 1

$$I_{OUT(LL)} = \frac{1}{2 \cdot L \cdot fsw} \cdot \frac{\left(V_{IN} - V_{OUT}\right) \cdot V_{OUT}}{V_{IN}} \tag{1}$$

Soft Start and Pre-Biased Soft Start

The soft start function is adjustable. When the EN pin becomes high, $6 \mu A$ current begins charging the capacitor which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in Equation 2. VFB voltage is 0.765 V and SS pin source current is $6 \mu A$.

$$t_{SS}(ms) = \frac{C_{SS}(nF) \times V_{REF} \times 1.1}{I_{SS}(\mu A)} = \frac{C_{SS}(nF) \times 0.765 \times 1.1}{6}$$
(2)

The TPS54329E contains a unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than feedback voltage V_{FB}), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensure that the out voltage (V_O) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.



Current Protection

The output overcurrent protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SW pin and GND. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by V_{IN} , V_{OUT} , the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current lout. The TPS54329E constantly monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time. If the measured voltage is above the voltage proportional to the current limit, an internal counter is incremented per each SW cycle and the converter maintains the low-side switch on until the measured voltage is below the voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner. If the over current condition exists for 7 consecutive switching cycles, the internal OCL threshold is set to a lower level, reducing the available output current. When a switching cycle occurs where the switch current is not above the lower OCL threshold, the counter is reset and the OCL limit is returned to the higher value.

There are some important considerations for this type of over-current protection. The load current one half of the peak-to-peak inductor current higher than the over-current threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output voltage to fall. When the over current condition is removed, the output voltage returns to the regulated value. This protection is non-latching.

UVLO Protection

Undervoltage lock out protection (UVLO) monitors the voltage of the V_{REG5} pin. When the V_{REG5} voltage is lower than UVLO threshold voltage, the TPS54329E is shut off. This protection is non-latching.

Thermal Shutdown

TPS54329E monitors the temperature of itself. If the temperature exceeds the threshold value (typically 165°C), the device is shut off. This is non-latch protection.



TYPICAL CHARACTERISTICS

 V_{IN} = 12 V, T_A = 25°C (unless otherwise noted).




Figure 1. VIN CURRENT vs JUNCTION TEMPERATURE




Figure 2. VIN SHUTDOWN CURRENT vs JUNCTION TEMPERATURE




Figure 3. EN CURRENT vs EN VOLTAGE




Figure 4. 1.05-V OUTPUT VOLTAGE vs OUTPUT CURRENT




Figure 5. 1.05-V OUTPUT VOLTAGE vs INPUT VOLTAGE




Figure 6. 1.05-V, LOAD TRANSIENT RESPONSE

TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS

 $V_{IN} = 12 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted).




Figure 7. START-UP WAVE FORM




Figure 9. LIGHT LOAD EFFICIENCY vs OUTPUT CURRENT




Figure 11. SWITCHING FREQUENCY vs OUTPUT CURRENT




Figure 8. EFFICIENCY vs OUTPUT CURRENT




Figure 10. SWITCHING FREQUENCY vs INPUT VOLTAGE




Figure 12. V_{FB} VOLTAGE vs JUNCTION TEMPERATURE



TYPICAL CHARACTERISTICS

 $V_{IN} = 12 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted).




Figure 13. OUTPUT VOLTAGE RIPPLE ($I_0 = 3 A$)




Figure 14. INPUT VOLTAGE RIPPLE ($I_0 = 3 A$)



DESIGN GUIDE

Step-By-Step Design Procedure

To begin the design process, the user must know a few application parameters:

- Input voltage range
- Output voltage
- Output current
- Output voltage ripple
- Input voltage ripple




Figure 15. Shows the schematic diagram for this design example.

Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 3 to calculate V_{OUT} .

To improve efficiency at light loads consider using larger value resistors, high resistance is more susceptible to noise, and the voltage errors from the VFB input current are more noticeable.

$$V_{OUT} = 0.765 \times \left(1 + \frac{R1}{R2}\right)$$
 (3)

Output Filter Selection

The output filter used with the TPS54329E is an LC circuit. This LC filter has double pole at:

$$F_{p} = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}}$$
(4)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS54329E. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a −40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that reduces the gain roll off to −20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 4 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 1



Output Voltage (V)	R1 (kΩ)	R2 (kΩ)	C4 (pF) ⁽¹⁾	L1 (µH)	C8 + C9 + C10 (µF)
1	6.81	22.1		1.5	20 - 68
1.05	8.25	22.1		1.5	20 - 68
1.2	12.7	22.1		1.5	20 - 68
1.5	21.5	22.1		1.5	20 - 68
1.8	30.1	22.1	5 - 22	2.2	20 - 68
2.5	49.9	22.1	5 - 22	2.2	20 - 68
3.3	73.2	22.1	5 - 22	2.2	20 - 68
5	124	22.1	5 - 22	3.3	20 - 68
6.5	165	22.1	5 - 22	3.3	20 - 68

(1) Optional

Since the DC gain is dependent on the output voltage, the required inductor value increases as the output voltage increases. For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor (C4) in parallel with R1

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 5, Equation 6 and Equation 7. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. Use 650 kHz for f_{SW} .

Make sure the chosen inductor is rated for the peak current of Equation 6 and the RMS current of Equation 7.

$$I_{IPP} = \frac{V_{OUT}}{V_{IN(max)}} \times \frac{V_{IN(max)} - V_{OUT}}{L_{O} \times f_{SW}}$$
(5)

$$I_{\text{lpeak}} = I_{\text{O}} + \frac{I_{\text{lpp}}}{2} \tag{6}$$

$$I_{Lo(RMS)} = \sqrt{I_O^2 + \frac{1}{12} I_{IPP}^2}$$
 (7)

For this design example, the calculated peak current is 3.49 A and the calculated RMS current is 3.01 A. The inductor used is a TDK CLF7045T-1R5N with a peak current rating of 7.3 A and an RMS current rating of 4.9 A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS54329E is intended for use with ceramic or other low ESR capacitors. Recommended values range from 20µF to 68µF. Use Equation 8 to determine the required RMS current rating for the output capacitor.

$$I_{\text{Co(RMS)}} = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{\sqrt{12} \times V_{\text{IN}} \times L_{\text{O}} \times f_{\text{SW}}}$$
(8)

For this design three TDK C3216X5R0J106M 10 μ F output capacitors are used. The typical ESR is 2 m Ω each. The calculated RMS current is 0.284 A and each output capacitor is rated for 4 A.

Input Capacitor Selection

The TPS54329E requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10 μ F is recommended for the decoupling capacitor. An additional 0.1 μ F capacitor (C3) is required to provide additional high frequency filtering and insure accurate current limit operation. This capacitor must be placed as close to the IC pins 2 (VIN) and 4 (GND) as possible. The capacitor voltage rating needs to be greater than the maximum input voltage.

Bootstrap Capacitor Selection

A 0.1 μ F. ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is recommended to use a ceramic capacitor.



VREG5 Capacitor Selection

A 0.47 μ F. ceramic capacitor must be connected between the VREG5 to GND pin for proper operation. It is recommended to use a ceramic capacitor.

THERMAL INFORMATION

This 8-pin DDA package incorporates an exposed thermal pad that is designed to be directly to an external heartsick. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be used as a heartsick. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heartsick structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the exposed thermal pad and how to use the advantage of its heat dissipating abilities, see the Technical Brief, PowerPAD™ Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD™ Made Easy, Texas Instruments Literature No. SLMA004.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Figure 16. Thermal Pad Dimensions



LAYOUT CONSIDERATIONS

- 1. Keep the input switching current loop as small as possible.
- 2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin of the device.
- 3. Keep analog and non-switching components away from switching components.
- 4. Make a single point connection from the analog ground to power ground.
- 5. Do not allow switching current to flow under the device.
- 6. Keep the pattern lines for VIN and PGND broad.
- 7. Exposed pad of device must be connected to PGND with solder.
- 8. VREG5 capacitor should be placed near the device, and connected to PGND.
- 9. Output capacitor should be connected to a broad pattern of the PGND.
- 10. Voltage feedback loop should be as short as possible, and preferably with ground shield.
- 11. Lower resistor of the voltage divider which is connected to the VFB pin should be tied to analog ground trace.
- 12. Providing sufficient via is preferable for VIN, SW and PGND connection.
- 13. VIN input bypass capacitor and VIN high frequency bypass capacitor must be placed as near as possible to the device.
- 14. Performance based on four layer printed circuit board.



VIA to Power Ground Plane




Figure 17. PCB Layout



REVISION HISTORY

С	changes from Original (September 2011) to Revision A	Page
•	Removed SWIFT™ from the data sheet title	1
•	Deleted from ELECTRICAL CHARACTERISTICS table, V_{LN5} and V_{LD5} , deleted V_{VREG5} MIN and MAX values	3
•	Added in ELECTRICAL CHARACTERISTICS table, I _{VREG5} and R _{DS(on)} footnote references	3
•	Added in ELECTRICAL CHARACTERISTICS table, t _{OFF(MIN)} footnote reference and deleted MAX value	4
•	Deleted from ELECTRICAL CHARACTERISTICS, UVLO MIN and MAX values	4
•	Added TYPICAL CHARACTERISTICS Condition	9



PACKAGE OPTION ADDENDUM

11-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54329EDDA	ACTIVE	SO PowerPAD	DDA	8	75	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 85	54329E	Samples
TPS54329EDDAR	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 85	54329E	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





11-Dec-2020

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54329EDDAR	SO Power PAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 5-Jan-2022



*All dimensions are nominal

Ī	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	TPS54329EDDAR	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS54329EDDA	DDA	HSOIC	8	75	508	7.77	2540	NA
TPS54329EDDA	DDA	HSOIC	8	75	517	7.87	635	4.25



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4202561/G



DDA (R-PDSO-G8)

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司