

ZHCSB97A -JULY 2013-REVISED JULY 2013

# 采用 3mm x 3mm 四方扁平无引线 (QFN) 封装的 3-17V 1A 降压转换器 查询样品: TPS62152-Q1

#### 特性

- 符合汽车应用要求 ٠
- 具有符合 AEC-Q100 的下列结果:
  - 器件温度 1 级: -40°C 至 125°C 的环境运行温 度范围
  - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 H2
  - 器件充电器件模型 (CDM) ESD 分类等级 C4B
- DCS-Control™ 拓扑技术
- 输入电压范围: 3 至 17V
- 高达 1A 输出电流
- 从 0.9V 至 6V 的可调节输出电压范围
- 引脚可选输出电压(标称值,+5%)
- 可编程软启动和跟踪 •
- 无缝省电模式转换
- 17µA 的静态电流(典型值)
- 可选运行频率
- 电源良好输出
- 100% 占空比模式
- 短路保护
- 过温保护

(3..17)V

10uF

3.3nF

 $\cap$ 

采用 3mm x 3mm QFN-16 封装

PVIN

AVIN

SS/TR

DEF

FSW

TPS62151-Q1

EN

# 应用范围


- 车载应用 •
- 标准 12V 导轨式电源
- 单一或者多个锂离子电池供电的负载点 (POL) 电源 •
- 固态磁盘
- 嵌入式系统 ٠
- 低压降稳压器 (LDO) 替代产品
- 移动个人电脑 (PC), 平板电脑, 调制解调器 • (Modem), 摄像机

#### 说明

TPS6215xx-Q1 系列是一款易于使用的同步降压 DC-DC 转换器,其针对高功率密度应用进行了优化。 典 型 2.5MHz 高开关频率允许使用小型电感器并且通过 使用 DCS-Control™ 拓扑技术提供快速瞬态响应以及 高输出电压精度。

借助其 3V 至 17V 宽运行输入电压范围,此器件非常 适合用于由锂离子或者其它电池以及由 12V 中间电源 轨供电的系统。 它在输出电压介于 0.9V 至 6V 之间时 支持高达 1A 的持续输出电流(使用 100% 占空比模 式)。

输出电压启动斜坡由软启动引脚控制,从而允许作为独 立电源或者在跟踪配置下的运行。 通过配置使能和开 漏电源正常引脚也有可能实现电源排序。



1.8V / 1A

22uF

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of ÆΑ Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. DCS-Control is a trademark of Texas Instruments.

100k

O

2.2µH

SW

vos

PG

FF

AGND

PGND

#### Copyright © 2013, Texas Instruments Incorporated English Data Sheet: SLVSC52

图 1. 典型应用和效率





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **DESCRIPTION (CONTINUED)**

In Power Save Mode, the devices show quiescent current of about 17  $\mu$ A from VIN. Power Save Mode, entered automatically and seamlessly if load is small, maintains high efficiency over the entire load range. In Shutdown Mode, the device is turned off and shutdown current consumption is less than 2  $\mu$ A.

The device, available in adjustable and fixed output voltage versions, is packaged in a 16-pin QFN package measuring 3-mm × 3-mm (RGT).

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Pin voltage range <sup>(2)</sup>	AVIN, PVIN	-0.3	20	V
	EN, SS/TR	-0.3	V <sub>IN</sub> + 0.3	v
	SW	-0.3	V <sub>IN</sub> + 0.3	V
	DEF, FSW, FB, PG, VOS	-0.3	7	V
Power Good sink current	PG		10	mA
	Operating junction temperature range, T <sub>J</sub>	-40	125	°C
Temperature range	Storage temperature range, T <sub>stg</sub>	-65	150	
ESD rating <sup>(3)</sup>	HBM Human body model		2	kV
ESD rating (%)	CDM Charge device model		0.5	kV

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to network ground terminal.

(3) Charged-device model ESD rating for corner pins is 750 V.

## THERMAL INFORMATION

	THERMAL METRIC <sup>(1)</sup>	TPS6215xx-Q1	
		RGT 16 PINS	UNIT
$\theta_{JA}$	Junction-to-ambient thermal resistance	45	
$\theta_{JC(TOP)}$	Junction-to-case(top) thermal resistance	51.6	
$\theta_{JB}$	Junction-to-board thermal resistance	17.4	°C 111
τιΨ	Junction-to-top characterization parameter	0.9	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	17.4	
θ <sub>JC(BOTTOM)</sub>	Junction-to-case(bottom) thermal resistance	4.4	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

# **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

	MIN	TYP	MAX	UNIT
Supply Voltage, V <sub>IN</sub> (at AVIN and P VIN)	3		17	V
Operating free air temperature, T <sub>A</sub>			125	°C



ZHCSB97A -JULY 2013-REVISED JULY 2013

www.ti.com.cn

## **ELECTRICAL CHARACTERISTICS**

over free-air temperature range ( $T_A$  = -40°C to 125°C), typical values at VIN = AVIN = PVIN = 12 V and  $T_A$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY	(						
V <sub>IN</sub>	Input Voltage Range <sup>(1)</sup>		3		17	V	
l <sub>Q</sub>	Operating Quiescent Current	$EN = High$ , $I_{OUT} = 0$ mA, device not switching		17	25	μA	
I <sub>SD</sub>	Shutdown Current <sup>(2)</sup>	EN = Low		1.5	4	μA	
V <sub>UVLO</sub>	Lindon voltogo Logicout Throphold	Falling Input Voltage	2.6	2.7	2.8	V	
	Undervoltage Lockout Threshold	Hysteresis		200		mV	
T <sub>SD</sub>	Thermal Shutdown Temperature			160		°C	
	Thermal Shutdown Hysteresis			20		-0	
CONTR	OL (EN, DEF, FSW, SS/TR, PG)						
V <sub>H</sub>	High Level Input Threshold Voltage (EN, DEF, FSW)		0.9			V	
VL	Low Level Input Threshold Voltage (EN, DEF, FSW)				0.3	V	
I <sub>LKG</sub>	Input Leakage Current (EN, DEF, FSW)	$EN = V_{IN}$ or GND; DEF, FSW = $V_{OUT}$ or GND		0.01	1	μA	
	Derven Coord Thread and Make re	Rising (%V <sub>OUT</sub> )	92	95	98	0/	
V <sub>TH_PG</sub>	Power Good Threshold Voltage	Falling (%V <sub>OUT</sub> )	87	90	94	%	
V <sub>OL_PG</sub>	Power Good Output Low	$I_{PG} = -2 \text{ mA}$		0.07	0.3	V	
I <sub>LKG_PG</sub>	Input Leakage Current (PG)	V <sub>PG</sub> = 1.8 V		1	400	nA	
I <sub>SS/TR</sub>	SS/TR Pin Source Current		2.3	2.5	2.7	μA	
POWER	SWITCH						
	Lligh Side MOSEET ON Desigtance	V <sub>IN</sub> ≥ 6 V		90	170		
D	High-Side MOSFET ON-Resistance	V <sub>IN</sub> = 3 V		120		mΩ	
R <sub>DS(ON)</sub>		V <sub>IN</sub> ≥ 6 V		40	70		
	Low-Side MOSFET ON-Resistance	V <sub>IN</sub> = 3 V		50		mΩ	
I <sub>LIMF</sub>	High-Side MOSFET Forward Current Limit <sup>(3)</sup>	V <sub>IN</sub> = 12 V, T <sub>A</sub> = 25°C	1.4	1.7	2.2	А	
OUTPU	г						
VREF	Internal Reference Voltage <sup>(4)</sup>			0.8		V	
I <sub>LKG_FB</sub>	Input Leakage Current (FB)	TPS62150-Q1, V <sub>FB</sub> = 0.8 V		1	100	nA	
	Output Voltage Range (TPS62150-Q1)	$V_{IN} \ge V_{OUT}$	0.9		6	V	
	DEF (Output Voltage Programming)	$DEF = 0 \ (GND)$		VOUT			
		$DEF = 1 (V_{OUT})$	VOUT + 5%				
	Initial Output Valtage Accuracy <sup>(5)</sup>	PWM mode operation, $V_{IN} \ge V_{OUT} + 1 V$	-1.8		1.8	%	
V <sub>OUT</sub>	Initial Output Voltage Accuracy <sup>(5)</sup>	Power Save Mode operation, $C_{OUT}$ = 22 µF	-2.3		2.8	%	
	Load Regulation <sup>(6)</sup>	$V_{IN}$ = 12 V, $V_{OUT}$ = 3.3 V, PWM mode operation		0.05		%/A	
	Line Regulation <sup>(6)</sup>	$3 \text{ V} \leq \text{V}_{\text{IN}} \leq 17 \text{ V}, \text{ V}_{\text{OUT}} = 3.3 \text{ V}, \text{ I}_{\text{OUT}} = 1 \text{ A},$ PWM mode operation		0.02		%/V	

(1) The device is still functional down to Under Voltage Lockout (see parameter  $V_{UVLO}$ ).

(2) Current into AVIN + PVIN pin.

(3) This is the static current limit. It can be temporarily higher in applications due to internal propagation delay (see Current Limit And Short Circuit Protection section).

(4) This is the voltage regulated at the FB pin.

(5) This is the accuracy provided by the device itself (line and load regulation effects are not included). For the fixed voltage versions the (internal) resistive divider is included.

(6) Line and load regulation depend on external component selection and layout (see Figure 17 and Figure 18).


EXAS NSTRUMENTS

www.ti.com.cn

ZHCSB97A -JULY 2013-REVISED JULY 2013

#### **DEVICE INFORMATION**

RGT PACKAGE



#### **Pin Functions**

PIN <sup>(1)</sup>	)		DECODIDATION
NAME	NO.	I/O	DESCRIPTION
SW	1, 2, 3	0	Switch node, which is connected to the internal MOSFET switches. Connect inductor between SW and output capacitor.
PG	4	0	Output power good (High = VOUT ready, Low = VOUT below nominal regulation) ; open drain (requires pull-up resistor; goes high impedance, when device is switched off)
FB	5	I	Voltage feedback of adjustable version connect resistive voltage divider to this pin. Its recommended to connect FB to AGND on fixed output voltage versions for improved thermal performance.
AGND	6		Analog Ground. Must be connected directly to the Exposed Thermal Pad and common ground plane.
FSW	7	I	Switching Frequency Select (Low $\approx$ 2.5 MHz, High $\approx$ 1.25 MHz <sup>(2)</sup> for typical operation) <sup>(3)</sup>
DEF	8	Ι	Output Voltage Scaling (Low = nominal, High = nominal + 5%) <sup>(3)</sup>
SS/TR	9	I	Soft-Start / Tracking Pin. An external capacitor connected to this pin sets the internal voltage reference rise time. It can be used for tracking and sequencing.
AVIN	10	I	Supply voltage for control circuitry. Connect to same source as PVIN.
PVIN	11, 12	I	Supply voltage for power stage. Connect to same source as AVIN.
EN	13	I	Enable input (High = enabled, Low = disabled) <sup>(3)</sup>
VOS	14	I	Output voltage sense pin and connection for the control loop circuitry.
PGND	15, 16		Power ground. Must be connected directly to the Exposed Thermal Pad and common ground plane.
Exposed Thermal Pad			Must be connected to AGND (pin 6), PGND (pin 15,16) and common ground plane <sup>(4)</sup> . Must be connected to AGND. Must be soldered to achieve appropriate power dissipation and mechanical reliability.

For more information about connecting pins, see DETAILED DESCRIPTION and APPLICATION INFORMATION sections. (1)


Connect FSW to VOUT or PG in this case.

(2) (3) (4) An internal pull-down resistor keeps logic level low, if pin is floating.

See Figure 39.



ZHCSB97A -JULY 2013-REVISED JULY 2013



FUNCTIONAL BLOCK DIAGRAM


(see Detailed Description section).

Figure 2. TPS62150-Q1 (adjustable output voltage)

5

ZHCSB97A -JULY 2013-REVISED JULY 2013

Copyright © 2013, Texas Instruments Incorporated



\* This pin is connected to a pull down resistor internally (see Detailed Description section).

Figure 3. TPS62151-Q1, TPS62152-Q1, TPS62153-Q1 (fixed output voltage)



www.ti.com.cn



ZHCSB97A -JULY 2013-REVISED JULY 2013

## PARAMETER MEASUREMENT INFORMATION

REFERENCE	DESCRIPTION	MANUFACTURER
IC	17-V, 1-A Step-Down Converter, QFN	TPS62150-Q1 RGT, Texas Instruments
L1	2.2 µH, 3.1 A, 0.165 in x 0.165 in	XFL4020-222MEB, Coilcraft
Cin	10 μF, 25 V, Ceramic	Standard
Cout	22 µF, 6.3 V, Ceramic	Standard
Cs	3300 pF, 25 V, Ceramic	
R1	depending on VOUT	
R2	depending on VOUT	
R3	100 kΩ, Chip, 0603, 1/16 W, 1%	Standard






Figure 4. Measurement Setup

# **TYPICAL CHARACTERISTICS**


## Table of Graphs

DESCRIPTION		FIGURE		
Efficiency	vs Output Current, vs Input Voltage	5 - 16		
Output voltage	vs Output current (Load regulation), vs Input Voltage (Line regulation)	17, 18		
	vs Input Voltage			
Switching Frequency	vs Output Current	20		
Quiescent Current	vs Input Voltage	21		
Shutdown Current	vs Input Voltage	22		
Power FET RDS(on)	vs Input Voltage (High-Side, Low-Side)	23, 24		
Output Voltage Ripple	vs output Current	25		
Maximum Output Current	vs Input Voltage	26		
Power Supply Rejection Ratio (PSSR)	vs Frequency			
	PWM-PSM-PWM Mode Transition	29		
	Load Transient Response			
Waveforms	Startup	33, 34		
	Typical PWM Mode Operation	35		
	Typical Power Save Mode Operation			
Manimum Archient Tarana and un	vs Load Current	37		
Maximum Ambient Temperature	vs Power Dissipation	38		



#### ZHCSB97A -JULY 2013-REVISED JULY 2013


www.ti.com.cn








ZHCSB97A -JULY 2013-REVISED JULY 2013


































Figure 28. Power Supply Rejection Ratio,  $f_{SW}$  = 2.5 MHz






Figure 31. Line Transient Response of Figure 30, rising edge

Figure 32. Line Transient Response of Figure 30, falling edge



ZHCSB97A -JULY 2013-REVISED JULY 2013




Figure 33. Startup into 100 mA (VIN = 12 V, VOUT = 3.3 V)

Figure 34. Startup into 1A (VIN = 12 V, VOUT = 3.3 V)




Figure 35. Typical Operation in PWM Mode (I<sub>OUT</sub> = 1 A)

Figure 36. Typical Operation in Power Save Mode ( $I_{OUT}$  = 10 mA)

ZHCSB97A -JULY 2013-REVISED JULY 2013

www.ti.com.cn

# DETAILED DESCRIPTION

#### **Device Operation**

The TPS6215xx-Q1 synchronous switched mode power converters are based on DCS-Control (Direct Control with Seamless Transition into Power Save Mode), an advanced regulation topology, that combines the advantages of hysteretic, voltage mode and current mode control including an AC loop directly associated to the output voltage. This control loop takes information about output voltage changes and feeds it directly to a fast comparator stage. It sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. To get accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors.

The DCS-Controltopology supports PWM (Pulse Width Modulation) mode for medium and heavy load conditions and a Power Save Mode at light loads. During PWM, it operates at its nominal switching frequency in continuous conduction mode. This frequency is typically about 2.5 MHz with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter enters Power Save Mode to sustain high efficiency down to very light loads. In Power Save Mode the switching frequency decreases linearly with the load current. Since DCS-Control supports both operation modes within one single building block, the transition from PWM to Power Save Mode is seamless without effects on the output voltage.

Fixed output voltage versions provide smallest solution size and lowest current consumption, requiring only 3 external components. An internal current limit supports nominal output currents of up to 1 A.

The TPS6215xx-Q1 family offers both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

#### Pulse Width Modulation (PWM) Operation

The TPS6215xx-Q1 operates with pulse width modulation in continuous conduction mode (CCM) with a nominal switching frequency of 2.5 MHz or 1.25 MHz, selectable with the FSW pin. The frequency variation in PWM is controlled and depends on  $V_{IN}$ ,  $V_{OUT}$  and the inductance. The device operates in PWM mode as long the output current is higher than half the inductor's ripple current. To maintain high efficiency at light loads, the device enters Power Save Mode at the boundary to discontinuous conduction mode (DCM). This happens if the output current becomes smaller than half the inductor's ripple current.

## **Power Save Mode Operation**

If the load current decreases the TPS6215xx-Q1 enters the built-in Power Save Mode seamlessly. This secures a high efficiency in light load operation. The device remains in Power Save Mode as long as the inductor current is discontinuous.

In Power Save Mode the switching frequency decreases linearly with the load current maintaining high efficiency. The transition into and out of Power Save Mode happens within the entire regulation scheme and is seamless in both directions.

TPS6215xx-Q1 includes a fixed on-time circuitry. This on-time, in steady-state operation, can be estimated as:

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \cdot 400ns \tag{1}$$

For very small output voltages, an absolute minimum on-time of about 80 ns is kept to limit switching losses. The operating frequency is thereby reduced from its nominal value, which keeps efficiency high. Using  $t_{ON}$ , the typical peak inductor current in Power Save Mode can be approximated by:

$$I_{LPSM(peak)} = \frac{(V_{IN} - V_{OUT})}{L} \cdot t_{ON}$$
<sup>(2)</sup>

When  $V_{IN}$  decreases to typically 15% above  $V_{OUT}$ , the TPS6215xx-Q1 won't enter Power Save Mode, regardless of the load current. The device maintains output regulation in PWM mode.



#### 100% Duty-Cycle Operation

The duty cycle of the buck converter is given by D = VOUT / VIN and increases as the input voltage comes close to the output voltage. In this case, the device starts 100% duty cycle operation turning on the high-side switch 100% of the time. The high-side switch stays turned on as long as the output voltage is below the internal setpoint. This allows the conversion of small input to output voltage differences, for example, for longest operation time of battery-powered applications. In 100% duty cycle mode, the low-side FET is switched off.

The minimum input voltage to maintain output voltage regulation, depending on the load current and the output voltage level, can be calculated as:

$$V_{IN(min)} = V_{OUT(min)} + I_{OUT} \left( R_{DS(on)} + R_L \right)$$

(3)

where

I<sub>OUT</sub> is the output current,

 $R_{DS(on)}$  is the  $R_{DS(on)}$  of the high-side FET and  $R_1$  is the DC resistance of the inductor used.

#### Enable / Shutdown (EN)

When Enable (EN) is set High, the device starts operation.

Shutdown is forced if EN is pulled Low with a shutdown current of typically 1.5  $\mu$ A. During shutdown, the internal power MOSFETs as well as the entire control circuitry are turned off. The internal resistive divider pulls down the output voltage smoothly. An internal pull-down resistor of about 400 k $\Omega$  is connected and keeps EN logic low, if the pin is floating. It is disconnected if the pin is High.

Connecting the EN pin to an appropriate output signal of another power rail provides sequencing of multiple power rails.

#### Soft Start / Tracking (SS/TR)

The internal soft start circuitry controls the output voltage slope during startup. This avoids excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high-impedance power sources or batteries. When EN is set to start device operation, the device starts switching after a delay of about 50 µs and VOUT rises with a slope controlled by an external capacitor connected to the SS/TR pin. See Figure 33 and Figure 34 for typical startup operation.

Connecting SS/TR directly to AVIN provides fastest startup behavior. The TPS6215xx-Q1 can start into a prebiased output. During monotonic pre-biased startup, both the power MOSFETs are not allowed to turn on until the device's internal ramp sets an output voltage above the pre-bias voltage. If the device is set to shutdown (EN = GND), undervoltage lockout or thermal shutdown, an internal resistor pulls the SS/TR pin down to ensure a proper low level. Returning from those states causes a new startup sequence as set by the SS/TR connection.

A voltage supplied to SS/TR can be used for tracking a master voltage. The output voltage follows this voltage in both directions up and down (see APPLICATION INFORMATION).

#### **Current Limit And Short Circuit Protection**

The TPS6215xx-Q1 devices are protected against heavy load and short circuit events. At heavy loads, the current limit determines the maximum output current. If the current limit is reached, the high-side FET is turned off. Avoiding shoot through current, the low-side FET is switched on to sink the inductor current. The high-side FET turns on again, only if the current in the low-side FET has decreased below the low side current limit threshold.

The output current of the device is limited by the current limit (see ELECTRICAL CHARACTERISTICS). Due to internal propagation delay, the actual current can exceed the static current limit during that time. The dynamic current limit can be calculated as follows:

$$I_{peak(typ)} = I_{LIMF} + \frac{V_L}{L} \cdot t_{PD}$$

where

I<sub>LIMF</sub> is the static current limit, specified in the ELECTRICAL CHARACTERISTICS,

(4)

ZHCSB97A -JULY 2013-REVISED JULY 2013

INSTRUMENTS

**EXAS** 

www.ti.com.cn

(5)

L is the inductor value,

 $V_{\text{L}}$  is the voltage across the inductor (V\_{\text{IN}} - V\_{\text{OUT}}) and

t<sub>PD</sub> is the internal propagation delay.

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high side switch the peak current can be calculated as follows:

$$I_{peak(typ)} = I_{LIMF} + \frac{(V_{IN} - V_{OUT})}{L} \cdot 30ns$$

## Power Good (PG)

The TPS6215xx-Q1 has a built in power good (PG) function to indicate whether the output voltage has reached its appropriate level or not. The PG signal can be used for startup sequencing of multiple rails. The PG pin is an open-drain output that requires a pull-up resistor (to any voltage below 7 V). It can sink 2 mA of current and maintain it's specified logic low level. It is high impedance when the device is turned off due to EN, UVLO or thermal shutdown. TPS62150A-Q1 features PG = Low in this case and can be used to actively discharge VOUT (see Figure 49). VIN must remain present for the PG pin to stay Low.

## Pin-Selectable Output Voltage (DEF)

The output voltage of the TPS6215xx-Q1 devices can be increased by 5% above the nominal voltage by setting the DEF pin to High <sup>(1)</sup>. When DEF is Low, the device regulates to the nominal output voltage. Increasing the nominal voltage allows adapting the power supply voltage to the variations of the application hardware. More detailed information on voltage margining using TPS6215xx-Q1 can be found in SLVA489. A pull down resistor of about 400kOhm is internally connected to the pin, to ensure a proper logic level if the pin is high impedance or floating after initially set to Low. The resistor is disconnected if the pin is set High.

## **Frequency Selection (FSW)**

To get high power density with very small solution size, a high switching frequency allows the use of small external components for the output filter. However switching losses increase with the switching frequency. If efficiency is the key parameter, more than solution size, the switching frequency can be set to half (1.25 MHz typ.) by pulling FSW to High. It is mandatory to start with FSW = Low to limit inrush current, which can be done by connecting to VOUT or PG. Running with lower frequency a higher efficiency, but also a higher output voltage ripple, is achieved. Pull FSW to Low for high frequency operation (2.5 MHz typ.). To get low ripple and full output current at the lower switching frequency, it's recommended to use an inductor of at least 2.2  $\mu$ H. The switching frequency can be changed during operation, if needed. A pull down resistor of about 400 k $\Omega$  is internally connected to the pin, acting the same way as at the DEF Pin (see above).

# Under Voltage Lockout (UVLO)

If the input voltage drops, the under voltage lockout prevents misoperation of the device by switching off both the power FETs. The under voltage lockout threshold is set typically to 2.7 V. The device is fully operational for voltages above the UVLO threshold and turns off if the input voltage trips the threshold. The converter starts operation again once the input voltage exceeds the threshold by a hysteresis of typically 200 mV.

## **Thermal Shutdown**

The junction temperature  $(T_J)$  of the device is monitored by an internal temperature sensor. If  $T_J$  exceeds 160°C (typ), the device goes into thermal shut down. Both the high-side and low-side power FETs are turned off and PG goes high impedance. When  $T_J$  decreases below the hysteresis amount, the converter resumes normal operation, beginning with Soft Start. To avoid unstable conditions, a hysteresis of typically 20°C is implemented on the thermal shut down temperature.

(1) Maximum allowed voltage is 7 V. Therefore, it's recommended to connect it to VOUT or PG, not VIN.



ZHCSB97A -JULY 2013-REVISED JULY 2013

#### **APPLICATION INFORMATION**

The following information is intended to be a guideline through the individual power supply design process.

#### **Programming The Output Voltage**

While the output voltage of the TPS62150-Q1 is adjustable, the TPS62151-Q1, TPS62152-Q1, and TPS62153-Q1 are programmed to fixed output voltages. For fixed output versions, the FB pin is pulled down internally and may be left floating. It is recommended to connect to AGND to improve thermal resistance. The adjustable version can be programmed for output voltages from 0.9 V to 6 V by using a resistive divider from VOUT to AGND. The voltage at the FB pin is regulated to 800 mV. The value of the output voltage is set by the selection of the resistive divider from Equation 6 (see Figure 4). It is recommended to choose resistor values which allow a current of at least 2  $\mu$ A, meaning the value of R2 should not exceed 400 k $\Omega$ . Lower resistor values are recommended for highest accuracy and most robust design. For applications requiring lowest current consumption, the use of fixed output voltage versions is recommended.

$$R_1 = R_2 \quad \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \tag{6}$$

In case the FB pin gets opened, the device clamps the output voltage at the VOS pin internally to about 7.4 V.

#### **External Component Selection**

The external components have to fulfill the needs of the application, but also the stability criteria of the devices control loop. The TPS6215xx-Q1 is optimized to work within a range of external components. The LC output filters inductance and capacitance have to be considered in conjunction, creating a double pole, responsible for the corner frequency of the converter (see Output Filter And Loop Stability section). Table 1 can be used to simplify the output filter component selection.

	4.7 µF	10 µF	22 µF	47 μF	100 µF	200 µF	400 µF
0.47 µH							
1 µH			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
2.2 µH		$\checkmark$	√(2)	$\checkmark$	$\checkmark$	$\checkmark$	
3.3 µH		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
4.7 µH							

Table 1. L-C Output Filter Combinations<sup>(1)</sup>

(1) The values in the table are nominal values.

(2) This LC combination is the standard value and recommended for most applications.

The TPS6215xx-Q1 can be run with an inductor as low as 1  $\mu$ H or 2.2  $\mu$ H. FSW should be set Low in this case. However, for applications running with the low frequency setting (FSW = High) or with low input voltages, 3.3  $\mu$ H is recommended. More detailed information on further LC combinations can be found in SLVA463.

#### **Inductor Selection**

The inductor selection is affected by several effects like inductor ripple current, output ripple voltage, PWM-to-PSM transition point and efficiency. In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). Equation 7 and Equation 8 calculate the maximum inductor current under static load conditions.

$$I_{L(\max)} = I_{OUT(\max)} + \frac{\Delta I_{L(\max)}}{2}$$
$$\Delta I_{L(\max)} = V_{OUT} \cdot \left(\frac{1 - \frac{V_{OUT}}{V_{IN(\max)}}}{L_{(\min)} \cdot f_{SW}}\right)$$

where

(8)

(7)



(9)

I<sub>1</sub> (max) is the maximum inductor current,

ΔI<sub>L</sub> is the Peak to Peak Inductor Ripple Current,

L(min) is the minimum effective inductor value and

f<sub>SW</sub> is the actual PWM Switching Frequency.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. A margin of about 20% is recommended to add. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well. The following inductors have been used with the TPS6215xx-Q1 and are recommended for use:

Туре	Inductance [µH]	Saturation Current [A] <sup>(1)</sup>	Dimensions [L x B x H] mm	MANUFACTURER
XFL4020-222ME_	2.2 μH, ±20%	3.5	4 x 4 x 2.1	Coilcraft
XFL3012-222MEC	2.2 μH, ±20%	1.6	3 x 3 x 1.2	Coilcraft
XFL3012-332MEC	3.3 μH, ±20%	1.4	3 x 3 x 1.2	Coilcraft
VLS252012T-2R2M1R3	2.2 μH, ±20%	1.3	2.5 x 2 x 1.2	TDK
LPS3015-332	3.3 μH, ±20%	1.4	3 x 3 x 1.4	Coilcraft
744025003	3.3 μH, ±20%	1.5	2.8 x 2.8 x 2.8	Wuerth
PSI25201B-2R2MS	2.2 μH, ±20%	1.3	2 x 2.5 x 1.2	Cyntec
NR3015T-2R2M	2.2 μH, ±20%	1.5	3 x 3 x 1.5	Taiyo Yuden

Table 2. List of Inductors

(1) Lower of I<sub>RMS</sub> at 40°C rise or I<sub>SAT</sub> at 30% drop.

The inductor value also determines the load current at which Power Save Mode is entered:

$$I_{load(PSM)} = \frac{1}{2} \Delta I_L$$

Using Equation 8, this current level can be adjusted by changing the inductor value.

#### **Capacitor Selection**

#### **Output Capacitor**

The recommended value for the output capacitor is 22  $\mu$ F. The architecture of the TPS6215xx-Q1 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it's recommended to use X7R or X5R dielectric. Using a higher value can have some advantages like smaller voltage ripple and a tighter DC output accuracy in Power Save Mode (see SLVA463).

#### NOTE

In power save mode, the output voltage ripple depends on the output capacitance, Its ESR and the peak inductor current. Using ceramic capacitors provides small ESR and low ripple.

#### Input Capacitor

For most applications, 10  $\mu$ F is sufficient and recommended, though a larger value reduces input current ripple further. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A low ESR multilayer ceramic capacitor is recommended for best filtering and should be placed between PVIN and PGND as close as possible to those pins. Even though AVIN and PVIN must be supplied from the same input source, it's recommended to place a capacitance of 0.1  $\mu$ F from AVIN to AGND, to avoid potential noise coupling. An RC, low-pass filter from PVIN to AVIN may be used but is not required.



#### Soft Start Capacitor

A capacitance connected between SS/TR pin and AGND allows a user programmable start-up slope of the output voltage. A constant current source supports 2.5µA to charge the external capacitance. The capacitor required for a given soft-start ramp time for the output voltage is given by:

$$C_{SS} = t_{SS} \cdot \frac{2.5 \mu A}{1.25 V} \quad [F]$$

where

 $C_{SS}$  is the capacitance (F) required at the SS/TR pin and  $t_{SS}$  is the desired soft-start ramp time (s).

#### NOTE

**DC Bias effect:** High capacitance ceramic capacitors have a DC Bias effect, which has a strong influence on the final effective capacitance. Therefore the right capacitor value has to be chosen carefully. Package size and voltage rating in combination with dielectric material are responsible for differences between the rated capacitor value and the effective capacitance.

#### **Tracking Function**

If a tracking function is desired, the SS/TR pin can be used for this purpose by connecting it to an external tracking voltage. The output voltage tracks that voltage. If the tracking voltage is between 50 mV and 1.2 V, the FB pin tracks the SS/TR pin voltage as described in Equation 11 and shown in Figure 37.

$$V_{FB} \approx 0.64 \cdot V_{SS/TR}$$




Figure 37. Voltage Tracking Relationship

Once the SS/TR pin voltage reaches about 1.2 V, the internal voltage is clamped to the internal feedback voltage and device goes to normal regulation. This works for rising and falling tracking voltages with the same behavior, as long as the input voltage is inside the recommended operating conditions. For decreasing SS/TR pin voltage, the device doesn't sink current from the output. So, the resulting decrease of the output voltage may be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin which is  $V_{IN}$  + 0.3 V.

If the input voltage drops into undervoltage lockout or even down to zero, the output voltage goes to zero, independent of the tracking voltage. Figure 38 shows how to connect devices to get ratiometric and simultaneous sequencing by using the tracking function.

(10)






Figure 38. Sequence for Ratiometric and Simultaneous Startup

The resistive divider of R1 and R2 can be used to change the ramp rate of VOUT2 faster, slower or the same as VOUT1.

A sequential startup is achieved by connecting the PG pin of VOUT1 to the EN pin of VOUT2. Ratiometric start up sequence happens if both supplies are sharing the same soft start capacitor. Equation 10 calculates the soft start time, though the SS/TR current has to be doubled. Details about these and other tracking and sequencing circuits are found in SLVA470.

#### NOTE

If the voltage at the FB pin is below its typical value of 0.8 V, the output voltage accuracy may have a wider tolerance than specified.

## Output Filter And Loop Stability

The devices of the TPS6215xx-Q1 family are internally compensated to be stable with L-C filter combinations corresponding to a corner frequency to be calculated with Equation 12:

$$f_{LC} = \frac{1}{2\pi\sqrt{L \cdot C}} \tag{12}$$

Proven nominal values for inductance and ceramic capacitance are given in Table 1 and are recommended for use. Different values may work, but care must be taken on the affected loop stability. More information including a detailed L-C stability matrix can be found in SLVA463.

The TPS6215xx-Q1 devices, both fixed and adjustable versions, include an internal 25-pF feedforward capacitor, connected between the VOS and FB pins. This capacitor impacts the frequency behavior and sets a pole and zero in the control loop with the resistors of the feedback divider, per equation Equation 13 and Equation 14:

$$f_{zero} = \frac{1}{2\pi \cdot R_1 \cdot 25 pF}$$

$$f_{pole} = \frac{1}{2\pi \cdot 25 pF} \cdot \left(\frac{1}{R_1} + \frac{1}{R_2}\right)$$

$$(13)$$



Though the TPS6215xx-Q1 devices are stable without the pole and zero being in a particular location, adjusting their location to the specific needs of the application can provide better performance in Power Save mode and/or improved transient response. An external feedforward capacitor can also be added. A more detailed discussion on the optimization for stability vs. transient response can be found in SLVA289 and SLVA466.

#### Layout Considerations

A proper layout is critical for the operation of a switched mode power supply, even more at high switching frequencies. Therefore the PCB layout of the TPS6215xx-Q1 demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability and accuracy weaknesses, increased EMI radiation and noise sensitivity.

See Figure 39 for the recommended layout of the TPS6215xx-Q1, which is designed for common external ground connections. Therefore both AGND and PGND pins are directly connected to the Exposed Thermal Pad. On the PCB, the direct common ground connection of AGND and PGND to the Exposed Thermal Pad and the system ground (ground plane) is mandatory. Also connect the VOS pin in the shortest way to VOUT at the output capacitor.

Provide low inductive and resistive paths for loops with high di/dt. Therefore paths conducting the switched load current should be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt. Therefore the input and output capacitance should be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces should be avoided. Loops which conduct an alternating current should outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB and VOS need to be connected with short wires and not nearby high dv/dt signals (for example, SW). As they carry information about the output voltage, they should be connected as close as possible to the actual output voltage (at the output capacitor). The capacitor on the SS/TR pin and on AVIN as well as the FB resistors, R1 and R2, should be kept close to the IC and connect directly to those pins and the system ground plane.


The Exposed Thermal Pad must be soldered to the circuit board for mechanical reliability and to achieve appropriate power dissipation.

The recommended layout is implemented on the EVM and shown in its User's Guide, SLVU437. Additionally, the EVM Gerber data is available for download in the zipped file: SLVC394 from the product folder on www.ti.com.

TEXAS INSTRUMENTS

www.ti.com.cn

ZHCSB97A -JULY 2013-REVISED JULY 2013



#### Figure 39. Layout Example

#### THERMAL INFORMATION

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB by soldering the Exposed Thermal Pad
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Note (SZZA017), and (SPRA953).

The TPS6215xx-Q1 is designed for a maximum operating junction temperature  $(T_J)$  of 125°C. Therefore the maximum output power is limited by the power losses that can be dissipated over the actual thermal resistance, given by the package and the surrounding PCB structures. If the thermal resistance of the package is given, the size of the surrounding copper area and a proper thermal connection of the IC can reduce the thermal resistance. To get an improved thermal behavior, it is recommended to use top layer metal to connect the device with wide and thick metal lines. Internal ground layers can connect to vias directly under the IC for improved thermal performance.

If short circuit or overload conditions are present, the device is protected by limiting internal power dissipation.



#### Application Example As Power LED Supply

The TPS62150-Q1 can be used as a power supply for power LEDs. The FB pin can be easily set down to lower values than nominal by using the SS/TR pin. With that, the voltage drop on the sense resistor is low to avoid excessive power loss. Since this pin provides 2.5  $\mu$ A, the FB pin voltage can be adjusted by an external resistor per Equation 15. This drop, proportional to the LED current, is used to regulate the output voltage (anode voltage) to a proper level to drive the LED. Both analog and PWM dimming are supported with the TPS62150-Q1. Figure 40 shows an application circuit, tested with analog dimming:




Figure 40. Single Power LED Supply

The resistor at SS/TR sets the FB voltage to a level of about 300 mV and is calculated from Equation 15.

$$V_{FB} = 0.64 \cdot 2.5 \mu A \cdot R_{SS/TR}$$

(15)

The device now supplies a constant current, set by the resistor at the FB pin, by regulating the output voltage accordingly. The minimum input voltage has to be rated according the forward voltage needed by the LED used. More information is available in the Application Note SLVA451.

#### **Typical Applications**




Figure 41. 5-V, 1-A Power Supply







Figure 42. 3.3-V, 1-A Power Supply



#### ZHCSB97A -JULY 2013-REVISED JULY 2013












Figure 47. 1-V, 1-A Power Supply

26

# TPS62152-Q1

# ZHCSB97A –JULY 2013–REVISED JULY 2013

#### Application Example As Inverting Power Supply

The TPS62150-Q1 can be used as inverting power supply by rearranging external circuitry as shown in Figure 48. As the former GND node now represents a voltage level below system ground, the voltage difference between  $V_{IN}$  and  $V_{OUT}$  has to be limited for operation to the maximum supply voltage of 17 V (see Equation 16).

 $V_{\mathit{IN}} + V_{\mathit{OUT}} \leq V_{\mathit{IN}\,\mathrm{max}}$ 




Figure 48. –3.3-V Inverting Power Supply

The transfer function of the inverting power supply configuration differs from the buck mode transfer function, incorporating a Right Half Plane Zero additionally. The loop stability has to be adapted and an output capacitance of at least 22  $\mu$ F is recommended. A detailed design example is given in SLVA469.

#### **Active Output Discharge**

The TPS62150A-Q1 pulls the PG pin Low, when the device is shut down by EN, UVLO or thermal shutdown. Connecting PG to VOUT through a resistor can be used to discharge VOUT in those cases (see Figure 49). The discharge rate can be adjusted by R3, which is also used to pull up the PG pin in normal operation. For reliability, keep the maximum current into the PG pin less than 10 mA.




Figure 49. Discharge VOUT through PG pin



(16)

www.ti.com.cn



ZHCSB97A -JULY 2013-REVISED JULY 2013

# **REVISION HISTORY**

Cł	Changes from Original (July 2013) to Revision A						
•	器件从产品预览改为生产数据。	. 1					
•	Removed T <sub>J</sub> from Recommended Operating Conditions table.	. 2					



10-Dec-2020

# PACKAGING INFORMATION

Or	rderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
								(6)				
TPS	62152QRGTRQ1	NRND	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SJJ	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62152QRGTRQ1	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

29-Sep-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62152QRGTRQ1	VQFN	RGT	16	3000	367.0	367.0	35.0

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RGT0016C**



# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RGT0016C**

# **EXAMPLE BOARD LAYOUT**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **RGT0016C**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司