

- Low Supply-Voltage Range, 1.8 V to 3.6 V
- Ultralow-Power Consumption:
 - Active Mode: 300 μ A at 1 MHz, 2.2 V
 - Standby Mode: 1.1 μ A
 - Off Mode (RAM Retention): 0.1 μ A
- Five Power Saving Modes
- Wake-Up From Standby Mode in Less Than 6 μ s
- 16-Bit RISC Architecture, 125-ns Instruction Cycle Time
- Single-Channel Internal DMA
- 12-Bit A/D Converter With Internal Reference, Sample-and-Hold and Autoscan Feature
- 16-Bit Timer_A With Three Capture/Compare Registers
- 16-Bit Timer_B With Three Capture/Compare-With-Shadow Registers
- On-Chip Comparator
- Serial Communication Interface (USART), Select Asynchronous UART or Synchronous SPI by Software
- Brownout Detector
- Supply Voltage Supervisor/Monitor With Programmable Level Detection
- Bootstrap Loader
- Serial Onboard Programming, No External Programming Voltage Needed
- Programmable Code Protection by Security Fuse
- Integrated LCD Driver for Up to 128 Segments
- Family Members Include:
 - MSP430F438:
48KB+256B Flash Memory,
2KB RAM
 - MSP430F439:
60KB+256B Flash Memory,
2KB RAM
- For Complete Module Descriptions, See The *MSP430x4xx Family User's Guide*, Literature Number SLAU056

description

The Texas Instruments MSP430 family of ultralow power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6 μ s.

The MSP430F43x series are microcontroller configurations with two 16-bit timers, a high performance 12-bit A/D converter, one universal synchronous/asynchronous communication interface (USART), DMA, 48 I/O pins, and a liquid crystal display (LCD) driver.

Typical applications for this device include analog and digital sensor systems, digital motor control, remote controls, thermostats, digital timers, hand-held meters, etc.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. These devices have limited built-in ESD protection.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2010, Texas Instruments Incorporated

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010


AVAILABLE OPTIONS

T _A	PACKAGED DEVICES
	PLASTIC 80-PIN QFP (PN)
-40°C to 85°C	MSP430F438IPN MSP430F439IPN

† For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


‡ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

pin designation, MSP430F438IPN, MSP430F439IPN



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

functional block diagram



MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

Terminal Functions

TERMINAL			DESCRIPTION
PN NAME	NO.	I/O	
DV _{CC1}	1		Digital supply voltage, positive terminal.
P6.3/A3	2	I/O	General-purpose digital I/O / analog input a3—12-bit ADC
P6.4/A4	3	I/O	General-purpose digital I/O / analog input a4—12-bit ADC
P6.5/A5	4	I/O	General-purpose digital I/O / analog input a5—12-bit ADC
P6.6/A6	5	I/O	General-purpose digital I/O / analog input a6—12-bit ADC
P6.7/A7/SVSIN	6	I/O	General-purpose digital I/O / analog input a7—12-bit ADC / analog input to supply voltage supervisor
V _{REF+}	7	O	Positive output terminal of the reference voltage in the ADC
XIN	8	I	Input terminal of crystal oscillator XT1
XOUT	9	O	Output terminal of crystal oscillator XT1
V _{REF+}	10	I/O	Positive input terminal for an external reference voltage to the 12-bit ADC
V _{REF-} /V _{REF-}	11	I	Negative terminal for the 12-bit ADC reference voltage for both sources, the internal reference voltage or an external applied reference voltage to the 12-bit ADC.
P5.1/S0/A12	12	I/O	General-purpose digital I/O / LCD segment output 0/ analog input a12—12-bit ADC
P5.0/S1/A13	13	I/O	General-purpose digital I/O / LCD segment output 1/ analog input a13—12-bit ADC
P4.7/S2/A14	14	I/O	General-purpose digital I/O / LCD segment output 2/ analog input a14—12-bit ADC
P4.6/S3/A15	15	I/O	General-purpose digital I/O / LCD segment output 3/ analog input a15—12-bit ADC
P4.5/S4	16	I/O	General-purpose digital I/O / LCD segment output 4
P4.4/S5	17	I/O	General-purpose digital I/O / LCD segment output 5
P4.3/S6	18	I/O	General-purpose digital I/O / LCD segment output 6
P4.2/S7	19	I/O	General-purpose digital I/O / LCD segment output 7
P4.1/S8	20	I/O	General-purpose digital I/O / LCD segment output 8
P4.0/S9	21	I/O	General-purpose digital I/O / LCD segment output 9
S10	22	O	LCD segment output 10
S11	23	O	LCD segment output 11
S12	24	O	LCD segment output 12
S13	25	O	LCD segment output 13
S14	26	O	LCD segment output 14
S15	27	O	LCD segment output 15
S16	28	O	LCD segment output 16
S17	29	O	LCD segment output 17
P2.7/ADC12CLK/S18	30	I/O	General-purpose digital I/O / conversion clock—12-bit ADC / LCD segment output 18
P2.6/CAOUT/S19	31	I/O	General-purpose digital I/O / Comparator_A output / LCD segment output 19
S20	32	O	LCD segment output 20
S21	33	O	LCD segment output 21
S22	34	O	LCD segment output 22
S23	35	O	LCD segment output 23
P3.7/S24	36	I/O	General-purpose digital I/O / LCD segment output 24
P3.6/S25/DMAE0	37	I/O	General-purpose digital I/O / LCD segment output 25/DMA Channel 0 external trigger
P3.5/S26	38	I/O	General-purpose digital I/O / LCD segment output 26
P3.4/S27	39	I/O	General-purpose digital I/O / LCD segment output 27



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Terminal Functions (Continued)

TERMINAL			DESCRIPTION
PN NAME	NO.	I/O	
P3.3/UCLK0/S28	40	I/O	General-purpose digital I/O / ext. clock i/p—USART0/UART or SPI mode, clock o/p—USART0/SPI mode / LCD segment output 28
P3.2/SOMI0/S29	41	I/O	General-purpose digital I/O / slave out/master in of USART0/SPI mode / LCD segment output 29
P3.1/SIMO0/S30	42	I/O	General-purpose digital I/O / slave out/master out of USART0/SPI mode / LCD segment output 30
P3.0/STE0/S31	43	I/O	General-purpose digital I/O / slave transmit enable-USART0/SPI mode / LCD segment output 31
COM0	44	O	Common output, COM0-3 are used for LCD backplanes.
P5.2/COM1	45	I/O	General-purpose digital I/O / common output, COM0-3 are used for LCD backplanes.
P5.3/COM2	46	I/O	General-purpose digital I/O / common output, COM0-3 are used for LCD backplanes.
P5.4/COM3	47	I/O	General-purpose digital I/O / common output, COM0-3 are used for LCD backplanes.
R03	48	I	Input port of fourth positive (lowest) analog LCD level (V5)
P5.5/R13	49	I/O	General-purpose digital I/O / input port of third most positive analog LCD level (V4 or V3)
P5.6/R23	50	I/O	General-purpose digital I/O / input port of second most positive analog LCD level (V2)
P5.7/R33	51	I/O	General-purpose digital I/O / output port of most positive analog LCD level (V1)
DV _{CC2}	52		Digital supply voltage, positive terminal.
DV _{SS2}	53		Digital supply voltage, negative terminal.
P2.5/URXD0	54	I/O	General-purpose digital I/O / receive data in—USART0/UART mode
P2.4/UTXD0	55	I/O	General-purpose digital I/O / transmit data out—USART0/UART mode
P2.3/TB2	56	I/O	General-purpose digital I/O / Timer_B3 CCR2. Capture: CCI2A/CCI2B input, compare: Out2 output
P2.2/TB1	57	I/O	General-purpose digital I/O / Timer_B3 CCR1. Capture: CCI1A/CCI1B input, compare: Out1 output
P2.1/TB0	58	I/O	General-purpose digital I/O / Timer_B3 CCR0. Capture: CCI0A/CCI0B input, compare: Out0 output
P2.0/TA2	59	I/O	General-purpose digital I/O / Timer_A Capture: CCI2A input, compare: Out2 output
P1.7/CA13	60	I/O	General-purpose digital I/O / Comparator_A input
P1.6/CA0	61	I/O	General-purpose digital I/O / Comparator_A input
P1.5/TACLK/ ACLK	62	I/O	General-purpose digital I/O / Timer_A, clock signal TACLK input / ACLK output (divided by 1, 2, 4, or 8)
P1.4/TBCLK/ SMCLK	63	I/O	General-purpose digital I/O / input clock TBCLK—Timer_B3 / submain system clock SMCLK output
P1.3/TBOUTH/ SVSOUT	64	I/O	General-purpose digital I/O / switch all PWM digital output ports to high impedance—Timer_B3 TB0 to TB2 / SVS: output of SVS comparator
P1.2/TA1	65	I/O	General-purpose digital I/O / Timer_A, Capture: CCI1A, compare: Out1 output
P1.1/TA0/MCLK	66	I/O	General-purpose digital I/O / Timer_A. Capture: CCI0B / MCLK output. Note: TA0 is only an input on this pin / BSL receive
P1.0/TA0	67	I/O	General-purpose digital I/O / Timer_A. Capture: CCI0A input, compare: Out0 output / BSL transmit
XT2OUT	68	O	Output terminal of crystal oscillator XT2
XT2IN	69	I	Input port for crystal oscillator XT2. Only standard crystals can be connected.
TDO/TDI	70	I/O	Test data output port. TDO/TDI data output or programming data input terminal
TDI/TCLK	71	I	Test data input or test clock input. The device protection fuse is connected to TDI/TCLK.
TMS	72	I	Test mode select. TMS is used as an input port for device programming and test.
TCK	73	I	Test clock. TCK is the clock input port for device programming and test.

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

Terminal Functions (Continued)

TERMINAL			DESCRIPTION
PN NAME	NO.	I/O	
RST/NMI	74	I	Reset or nonmaskable interrupt input
P6.0/A0	75	I/O	General-purpose digital I/O / analog input a0 - 12-bit ADC
P6.1/A1	76	I/O	General-purpose digital I/O / analog input a1 - 12-bit ADC
P6.2/A2	77	I/O	General-purpose digital I/O / analog input a2 - 12-bit ADC
AV _{SS}	78		Analog supply voltage, negative terminal. Supplies SVS, brownout, oscillator, comparator_A, port 1, and LCD resistive divider circuitry.
DV _{SS1}	79		Digital supply voltage, negative terminal.
AV _{CC}	80		Analog supply voltage, positive terminal. Supplies SVS, brownout, oscillator, comparator_A, port 1, and LCD resistive divider circuitry; must not power up prior to DV _{CC1} /DV _{CC2} .



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

short-form description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; Table 2 shows the address modes.

Table 1. Instruction Word Formats

Dual operands, source-destination	e.g. ADD R4,R5	R4 + R5 ---> R5
Single operands, destination only	e.g. CALL R8	PC -->(TOS), R8--> PC
Relative jump, un/conditional	e.g. JNE	Jump-on-equal bit = 0

Table 2. Address Mode Descriptions

ADDRESS MODE	S	D	SYNTAX	EXAMPLE	OPERATION
Register	●	●	MOV Rs,Rd	MOV R10,R11	R10 → R11
Indexed	●	●	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5) → M(6+R6)
Symbolic (PC relative)	●	●	MOV EDE,TONI		M(EDE) → M(TONI)
Absolute	●	●	MOV &MEM, &TCDAT		M(MEM) → M(TCDAT)
Indirect	●		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10) → M(Tab+R6)
Indirect autoincrement	●		MOV @Rn+,Rm	MOV @R10+,R11	M(R10) → R11 R10 + 2 → R10
Immediate	●		MOV #X,TONI	MOV #45,TONI	#45 → M(TONI)

NOTE: S = source D = destination

MSP430F43x

MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - FLL+ loop control remains active
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - FLL+ loop control is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK, FLL+ loop control, and DCOCLK are disabled
 - DCO's dc-generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK, FLL+ loop control, and DCOCLK are disabled
 - DCO's dc-generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK, FLL+ loop control, and DCOCLK are disabled
 - DCO's dc-generator is disabled
 - Crystal oscillator is stopped



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range 0FFFFh to 0FFE0h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-Up External Reset Watchdog Flash Memory	WDTIFG KEYV (see Note 1)	Reset	0FFFEh	15, highest
NMI Oscillator Fault Flash Memory Access Violation	NMIIFG (see Notes 1 and 3) OFIFG (see Notes 1 and 3) ACCVIFG (see Notes 1 and 3)	(Non)maskable (Non)maskable (Non)maskable	0FFFCh	14
Timer_B3	TBCCR0 CCIFG0 (see Note 2)	Maskable	0FFFAh	13
Timer_B3	TBCCR1 CCIFG1, TBCCR2 CCIFG2, TBIFG (see Notes 1 and 2)	Maskable	0FFF8h	12
Comparator_A	CAIFG	Maskable	0FFF6h	11
Watchdog Timer	WDTIFG	Maskable	0FFF4h	10
USART0 Receive	URXIFG0	Maskable	0FFF2h	9
USART0 Transmit	UTXIFG0	Maskable	0FFF0h	8
ADC12	ADC12IFG (see Notes 1 and 2)	Maskable	0FFEEh	7
Timer_A3	TACCR0 CCIFG0 (see Note 2)	Maskable	0FFECCh	6
Timer_A3	TACCR1 CCIFG1 and TACCR2 CCIFG2, TAIFG (see Notes 1 and 2)	Maskable	0FFEAh	5
I/O Port P1 (Eight Flags)	P1IFG.0 to P1IFG.7 (see Notes 1 and 2)	Maskable	0FFE8h	4
DMA	DMA0IFG (see Notes 1 and 2)	Maskable	0FFE6h	3
			0FFE4h	2
I/O Port P2 (Eight Flags)	P2IFG.0 to P2IFG.7 (see Notes 1 and 2)	Maskable	0FFE2h	1
Basic Timer1	BTIFG	Maskable	0FFE0h	0, lowest

- NOTES:
1. Multiple source flags
 2. Interrupt flags are located in the module.
 3. (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

special function registers

The MSP430 special function registers (SFR) are located in the lowest address space and are organized as byte mode registers. SFRs should be accessed with byte instructions.

interrupt enable 1 and 2

Address	7	6	5	4	3	2	1	0
0h	UTXIE0	URXIE0	ACCVIE	NMIIE			OFIE	WDTIE
	rw-0	rw-0	rw-0	rw-0			rw-0	rw-0

WDTIE: Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured as a general-purpose timer.

OFIE: Oscillator fault interrupt enable

NMIIE: Nonmaskable interrupt enable

ACCVIE: Flash access violation interrupt enable

URXIE0: USART0: UART and SPI receive-interrupt enable

UTXIE0: USART0: UART and SPI transmit-interrupt enable

Address	7	6	5	4	3	2	1	0
01h	BTIE							
	rw-0							

BTIE: Basic timer interrupt enable

interrupt flag register 1 and 2

Address	7	6	5	4	3	2	1	0
02h	UTXIFG0	URXIFG0		NMIIFG			OFIFG	WDTIFG
	rw-1	rw-0		rw-0			rw-1	rw-(0)

WDTIFG: Set on watchdog timer overflow (in watchdog mode) or security key violation
Reset on V_{CC} power-on or a reset condition at the \overline{RST}/NMI pin in reset mode

OFIFG: Flag set on oscillator fault

NMIIFG: Set via \overline{RST}/NMI pin

URXIFG0: USART0: UART and SPI receive flag


UTXIFG0: USART0: UART and SPI transmit flag

Address	7	6	5	4	3	2	1	0
03h	BTIFG							
	rw-0							


BTIFG: Basic timer flag



module enable registers 1 and 2



URXE0: USART0: UART mode receive enable
 UTXE0: USART0: UART mode transmit enable
 USPIE0: USART0: SPI mode transmit and receive enable



Legend: rw: Bit Can Be Read and Written
 rw-0,1: Bit Can Be Read and Written. It Is Reset or Set by PUC.
 rw-(0,1): Bit Can Be Read and Written. It Is Reset or Set by POR.
 SFR Bit Not Present in Device

memory organization

		MSP430F438	MSP430F439
Memory	Size	48KB	60KB
	Flash	0FFFFh - 0FFE0h	0FFFFh - 0FFE0h
Main: interrupt vector	Flash	0FFFFh - 04000h	0FFFFh - 01100h
Main: code memory	Size	256 Byte	256 Byte
	Flash	010FFh - 01000h	010FFh - 01000h
Information memory	Size	1KB	1KB
	ROM	0FFFh - 0C00h	0FFFh - 0C00h
Boot memory	Size	2KB	2KB
	RAM	09FFh - 0200h	09FFh - 0200h
RAM	16-bit	01FFh - 0100h	01FFh - 0100h
	8-bit	0FFh - 010h	0FFh - 010h
	8-bit SFR	0Fh - 00h	0Fh - 00h

bootstrap loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the *MSP430 Memory Programming User's Guide* (SLAU265).

BSL Function	PN Package Pins
Data Transmit	67 - P1.0
Data Receive	66 - P1.1


MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

flash memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A and B can be erased individually, or as a group with segments 0 to n. Segments A and B are also called *information memory*.
- New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.



† MSP430F439 flash segment n = 256 bytes.

peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions. For complete module descriptions, see the *MSP430x4xx Family User's Guide* (SLAU056).

DMA controller

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC12 conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode without having to awaken to move data to or from a peripheral.

oscillator and system clock

The clock system in the MSP430F43x family of devices is supported by the FLL+ module that includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO), and a high-frequency crystal oscillator. The FLL+ clock module is designed to meet the requirements of both low system cost and low-power consumption. The FLL+ features digital frequency locked loop (FLL) hardware which in conjunction with a digital modulator stabilizes the DCO frequency to a programmable multiple of the watch crystal frequency. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 μ s. The FLL+ module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high-frequency crystal.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, or ACLK/8.

brownout, supply voltage supervisor

The brownout circuit is implemented to provide the proper internal reset signal to the device during power-on and power-off. The supply voltage supervisor (SVS) circuitry detects if the supply voltage drops below a user selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset).

The CPU begins code execution after the brownout circuit releases the device reset. However, V_{CC} may not have ramped to $V_{CC(min)}$ at that time. The user must insure the default FLL+ settings are not changed until V_{CC} reaches $V_{CC(min)}$. If desired, the SVS circuit can be used to determine when V_{CC} reaches $V_{CC(min)}$.

digital I/O

There are six 8-bit I/O ports implemented—ports P1 through P6:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all the eight bits of ports P1 and P2.
- Read/write access to port-control registers is supported by all instructions.

Basic Timer1

The Basic Timer1 has two independent 8-bit timers which can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. The Basic Timer1 can be used to generate periodic interrupts and clock for the LCD module.

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

LCD drive

The LCD driver generates the segment and common signals required to drive an LCD display. The LCD controller has dedicated data memory to hold segment drive information. Common and segment signals are generated as defined by the mode. Static, 2-MUX, 3-MUX, and 4-MUX LCDs are supported by this peripheral.

watchdog timer

The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

USART0

The MSP430F43x has one hardware universal synchronous/asynchronous receive transmit (USART) peripheral module that is used for serial data communication. The USART supports synchronous SPI (3 or 4 pin) and asynchronous UART communication protocols, using double-buffered transmit and receive channels.

Timer_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Timer_A3 Signal Connections					
Input Pin Number	Device Input Signal	Module Input Name	Module Block	Module Output Signal	Output Pin Number
PN					PN
62 - P1.5	TACLK	TACLK	Timer	NA	
	ACLK	ACLK			
	SMCLK	SMCLK			
62 - P1.5	$\overline{\text{TACLK}}$	INCLK			
67 - P1.0	TA0	CCI0A	CCR0	TA0	67 - P1.0
66 - P1.1	TA0	CCI0B			
	DV _{SS}	GND			
	DV _{CC}	V _{CC}			
65 - P1.2	TA1	CCI1A	CCR1	TA1	65 - P1.2
	CAOUT (internal)	CCI1B			ADC12 (internal)
	DV _{SS}	GND			
	DV _{CC}	V _{CC}			
59 - P2.0	TA2	CCI2A	CCR2	TA2	59 - P2.0
	ACLK (internal)	CCI2B			
	DV _{SS}	GND			
	DV _{CC}	V _{CC}			

Timer_B3

Timer_B3 is a 16-bit timer/counter with three capture/compare registers. Timer_B3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_B3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Timer_B3 Signal Connections					
Input Pin Number	Device Input Signal	Module Input Name	Module Block	Module Output Signal	Output Pin Number
PN					PN
63 - P1.4	TBCLK	TBCLK	Timer	NA	
	ACLK	ACLK			
	SMCLK	SMCLK			
63 - P1.4	TBCLK	INCLK			
58 - P2.1	TB0	CCI0A	CCR0	TB0	58 - P2.1
58 - P2.1	TB0	CCI0B			ADC12 (internal)
	DV _{SS}	GND			
	DV _{CC}	V _{CC}			
57 - P2.2	TB1	CCI1A	CCR1	TB1	57 - P2.2
57 - P2.2	TB1	CCI1B			ADC12 (internal)
	DV _{SS}	GND			
	DV _{CC}	V _{CC}			
56 - P2.3	TB2	CCI2A	CCR2	TB2	56 - P2.3
56 - P2.3	TB2	CCI2B			
	DV _{SS}	GND			
	DV _{CC}	V _{CC}			

Comparator_A

The primary function of the Comparator_A module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

ADC12

The ADC12 module supports fast, 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator and a 16 word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

peripheral file map

PERIPHERALS WITH WORD ACCESS				
Watchdog	Watchdog timer control	WDTCTL	0120h	
Timer_B3	Capture/compare register 2	TBCCR2	0196h	
	Capture/compare register 1	TBCCR1	0194h	
	Capture/compare register 0	TBCCR0	0192h	
	Timer_B register	TBR	0190h	
	Capture/compare control 2	TBCCTL2	0186h	
	Capture/compare control 1	TBCCTL1	0184h	
	Capture/compare control 0	TBCCTL0	0182h	
	Timer_B control	TBCTL	0180h	
	Timer_B interrupt vector	TBIV	011Eh	
	Timer_A3	Capture/compare register 2	TACCR2	0176h
		Capture/compare register 1	TACCR1	0174h
		Capture/compare register 0	TACCR0	0172h
		Timer_A register	TAR	0170h
		Capture/compare control 2	TACCTL2	0166h
Capture/compare control 1		TACCTL1	0164h	
Capture/compare control 0		TACCTL0	0162h	
Timer_A control		TACTL	0160h	
Timer_A interrupt vector	TAIV	012Eh		
Flash	Flash control 3	FCTL3	012Ch	
	Flash control 2	FCTL2	012Ah	
	Flash control 1	FCTL1	0128h	
DMA	DMA module control 0	DMACTL0	0122h	
	DMA module control 1	DMACTL1	0124h	
	DMA channel 0 control	DMA0CTL	01E0h	
	DMA channel 0 source address	DMA0SA	01E2h	
	DMA channel 0 destination address	DMA0DA	01E4h	
	DMA channel 0 transfer size	DMA0SZ	01E6h	



peripheral file map (continued)

PERIPHERALS WITH WORD ACCESS (CONTINUED)			
ADC12 <i>See also Peripherals with Byte Access</i>	Conversion memory 15	ADC12MEM15	015Eh
	Conversion memory 14	ADC12MEM14	015Ch
	Conversion memory 13	ADC12MEM13	015Ah
	Conversion memory 12	ADC12MEM12	0158h
	Conversion memory 11	ADC12MEM11	0156h
	Conversion memory 10	ADC12MEM10	0154h
	Conversion memory 9	ADC12MEM9	0152h
	Conversion memory 8	ADC12MEM8	0150h
	Conversion memory 7	ADC12MEM7	014Eh
	Conversion memory 6	ADC12MEM6	014Ch
	Conversion memory 5	ADC12MEM5	014Ah
	Conversion memory 4	ADC12MEM4	0148h
	Conversion memory 3	ADC12MEM3	0146h
	Conversion memory 2	ADC12MEM2	0144h
	Conversion memory 1	ADC12MEM1	0142h
	Conversion memory 0	ADC12MEM0	0140h
	Interrupt-vector-word register	ADC12IV	01A8h
	Inerrupt-enable register	ADC12IE	01A6h
	Inerrupt-flag register	ADC12IFG	01A4h
	Control register 1	ADC12CTL1	01A2h
Control register 0	ADC12CTL0	01A0h	

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

peripheral file map (continued)

PERIPHERALS WITH BYTE ACCESS			
LCD	LCD memory 20	LCDM20	0A4h
	:	:	:
	LCD memory 16	LCDM16	0A0h
	LCD memory 15	LCDM15	09Fh
	:	:	:
	LCD memory 1 LCD control and mode	LCDM1 LCDCTL	091h 090h
ADC12 (Memory control registers require byte access)	ADC memory-control register 15	ADC12MCTL15	08Fh
	ADC memory-control register 14	ADC12MCTL14	08Eh
	ADC memory-control register 13	ADC12MCTL13	08Dh
	ADC memory-control register 12	ADC12MCTL12	08Ch
	ADC memory-control register 11	ADC12MCTL11	08Bh
	ADC memory-control register 10	ADC12MCTL10	08Ah
	ADC memory-control register 9	ADC12MCTL9	089h
	ADC memory-control register 8	ADC12MCTL8	088h
	ADC memory-control register 7	ADC12MCTL7	087h
	ADC memory-control register 6	ADC12MCTL6	086h
	ADC memory-control register 5	ADC12MCTL5	085h
	ADC memory-control register 4	ADC12MCTL4	084h
	ADC memory-control register 3	ADC12MCTL3	083h
	ADC memory-control register 2	ADC12MCTL2	082h
	ADC memory-control register 1	ADC12MCTL1	081h
	ADC memory-control register 0	ADC12MCTL0	080h
USART0 (UART or SPI mode)	Transmit buffer	U0TXBUF	077h
	Receive buffer	U0RXBUF	076h
	Baud rate	U0BR1	075h
	Baud rate	U0BR0	074h
	Modulation control	U0MCTL	073h
	Receive control	U0RCTL	072h
	Transmit control	U0TCTL	071h
	USART control	U0CTL	070h
Comparator_A	Comparator_A port disable	CAPD	05Bh
	Comparator_A control 2	CACTL2	05Ah
	Comparator_A control 1	CACTL1	059h
BrownOUT, SVS	SVS control register (Reset by brownout signal)	SVSCTL	056h



peripheral file map (continued)

PERIPHERALS WITH BYTE ACCESS (CONTINUED)			
FLL+ Clock	FLL+ Control 1	FLL_CTL1	054h
	FLL+ Control 0	FLL_CTL0	053h
	System clock frequency control	SCFQCTL	052h
	System clock frequency integrator	SCFI1	051h
	System clock frequency integrator	SCFI0	050h
Basic Timer1	BT counter 2	BTCNT2	047h
	BT counter 1	BTCNT1	046h
	BT control	BTCTL	040h
Port P6	Port P6 selection	P6SEL	037h
	Port P6 direction	P6DIR	036h
	Port P6 output	P6OUT	035h
	Port P6 input	P6IN	034h
Port P5	Port P5 selection	P5SEL	033h
	Port P5 direction	P5DIR	032h
	Port P5 output	P5OUT	031h
	Port P5 input	P5IN	030h
Port P4	Port P4 selection	P4SEL	01Fh
	Port P4 direction	P4DIR	01Eh
	Port P4 output	P4OUT	01Dh
	Port P4 input	P4IN	01Ch
Port P3	Port P3 selection	P3SEL	01Bh
	Port P3 direction	P3DIR	01Ah
	Port P3 output	P3OUT	019h
	Port P3 input	P3IN	018h
Port P2	Port P2 selection	P2SEL	02Eh
	Port P2 interrupt enable	P2IE	02Dh
	Port P2 interrupt-edge select	P2IES	02Ch
	Port P2 interrupt flag	P2IFG	02Bh
	Port P2 direction	P2DIR	02Ah
	Port P2 output	P2OUT	029h
	Port P2 input	P2IN	028h
	Port P1	Port P1 selection	P1SEL
Port P1 interrupt enable		P1IE	025h
Port P1 interrupt-edge select		P1IES	024h
Port P1 interrupt flag		P1IFG	023h
Port P1 direction		P1DIR	022h
Port P1 output		P1OUT	021h
Port P1 input		P1IN	020h
Special functions	SFR module enable 2	ME2	005h
	SFR module enable 1	ME1	004h
	SFR interrupt flag 2	IFG2	003h
	SFR interrupt flag 1	IFG1	002h
	SFR interrupt enable 2	IE2	001h
	SFR interrupt enable 1	IE1	000h

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

supply current into AV_{CC} + DV_{CC1/2} excluding external current

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _(AM)	Active mode, (see Note 1) f _(MCLK) = f _(SMCLK) = 1 MHz, f _(ACLK) = 32,768 Hz XTS_FLL=0, SELM=(0,1)	T _A = -40°C to 85°C V _{CC} = 2.2 V		300	370	μA
		V _{CC} = 3 V		470	570	
I _(LPM0)	Low-power mode, (LPM0) (see Note 1 and Note 4)	T _A = -40°C to 85°C V _{CC} = 2.2 V		55	70	μA
		V _{CC} = 3 V		95	110	
I _(LPM2)	Low-power mode, (LPM2), f _(MCLK) = f _(SMCLK) = 0 MHz, f _(ACLK) = 32,768 Hz, SCG0 = 0 (see Note 2 and Note 4)	T _A = -40°C to 85°C V _{CC} = 2.2 V		11	14	μA
		V _{CC} = 3 V		17	22	
I _(LPM3)	Low-power mode, (LPM3) f _(MCLK) = f _(SMCLK) = 0 MHz, f _(ACLK) = 32,768 Hz, SCG0 = 1 (see Note 2, Note 3, and Note 4)	T _A = -40°C	V _{CC} = 2.2 V	1	2.0	μA
		T _A = 25°C		1.1	2.0	
		T _A = 60°C		2	3	
		T _A = 85°C		3.5	6	
		T _A = -40°C	V _{CC} = 3 V	1.8	2.8	
		T _A = 25°C		1.6	2.7	
		T _A = 60°C		2.5	3.5	
		T _A = 85°C		4.2	7.5	
I _(LPM4)	Low-power mode, (LPM4) f _(MCLK) = 0 MHz, f _(SMCLK) = 0 MHz, f _(ACLK) = 0 Hz, SCG0 = 1 (see Note 2 and Note 4)	T _A = -40°C	V _{CC} = 2.2 V	0.1	0.5	μA
		T _A = 25°C		0.1	0.5	
		T _A = 60°C		0.7	1.1	
		T _A = 85°C		1.7	3	
		T _A = -40°C	V _{CC} = 3 V	0.1	0.8	
		T _A = 25°C		0.1	0.8	
		T _A = 60°C		0.8	1.2	
		T _A = 85°C		1.9	3.5	

- NOTES: 1. Timer_B is clocked by f_(DCOCLK) = f_(DCO) = 1 MHz. All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.
 2. All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.
 3. The current consumption in LPM3 is measured with active Basic Timer1 and LCD (ACLK selected). The current consumption of the Comparator_A and the SVS module are specified in the respective sections. The LPM3 currents are characterized with a KDS Daishinku DT-38 (6 pF) crystal and OSCCAPx=01h.
 4. Current for brownout included.

Current consumption of active mode versus system frequency

$$I_{(AM)} = I_{(AM)} [1 \text{ MHz}] \times f_{(\text{System})} [\text{MHz}]$$

Current consumption of active mode versus supply voltage

$$I_{(AM)} = I_{(AM)} [3 \text{ V}] + 175 \mu\text{A/V} \times (V_{CC} - 3 \text{ V})$$

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

Schmitt-trigger inputs - Ports P1, P2, P3, P4, P5, and P6; $\overline{\text{RST}}/\text{NMI}$; JTAG: TCK, TMS, TDI/TCLK, TDO/TDI

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage	$V_{CC} = 2.2 \text{ V}$	1.1		1.55	V
		$V_{CC} = 3 \text{ V}$	1.5		1.98	
V_{IT-}	Negative-going input threshold voltage	$V_{CC} = 2.2 \text{ V}$	0.4		0.9	V
		$V_{CC} = 3 \text{ V}$	0.9		1.3	
V_{hys}	Input voltage hysteresis ($V_{IT+} - V_{IT-}$)	$V_{CC} = 2.2 \text{ V}$	0.3		1.1	V
		$V_{CC} = 3 \text{ V}$	0.5		1	

inputs Px.x, TA_x, TB_x

PARAMETER		TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
$t_{(int)}$	External interrupt timing	Port P1, P2: P1.x to P2.x, external trigger signal for the interrupt flag, (see Note 1)	2.2 V	62			ns
			3 V	50			
$t_{(cap)}$	Timer_A, Timer_B capture timing	TA0, TA1, TA2 TB0, TB1, TB2	2.2 V	62			ns
			3 V	50			
$f_{(TAext)}$	Timer_A, Timer_B clock frequency externally applied to pin	TACLK, TBCLK, INCLK: $t_{(H)} = t_{(L)}$	2.2 V			8	MHz
$f_{(TBext)}$			3 V			10	
$f_{(TAint)}$	Timer_A, Timer_B clock frequency	SMCLK or ACLK signal selected	2.2 V			8	MHz
$f_{(TBint)}$			3 V			10	

NOTES: 1. The external signal sets the interrupt flag every time the minimum $t_{(int)}$ parameters are met. It may be set even with trigger signals shorter than $t_{(int)}$.

leakage current - Ports P1, P2, P3, P4, P5, and P6 (see Note 1)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$I_{lkg}(Px.y)$	Leakage current	Port Px	$V_{(Px.y)}$ (see Note 2)	$V_{CC} = 2.2 \text{ V}/3 \text{ V}$		±50	nA

NOTES: 1. The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.
2. The port pin must be selected as input.

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

outputs - Ports P1, P2, P3, P4, P5, and P6

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH(max)} = -1.5 mA, V _{CC} = 2.2 V, See Note 1	V _{CC} -0.25		V _{CC}		V	
		I _{OH(max)} = -6 mA, V _{CC} = 2.2 V, See Note 2	V _{CC} -0.6		V _{CC}			
		I _{OH(max)} = -1.5 mA, V _{CC} = 3 V, See Note 1	V _{CC} -0.25		V _{CC}			
		I _{OH(max)} = -6 mA, V _{CC} = 3 V, See Note 2	V _{CC} -0.6		V _{CC}			
V _{OL}	Low-level output voltage	I _{OL(max)} = 1.5 mA, V _{CC} = 2.2 V, See Note 1	V _{SS}	V _{SS} +0.25		V		
		I _{OL(max)} = 6 mA, V _{CC} = 2.2 V, See Note 2	V _{SS}	V _{SS} +0.6				
		I _{OL(max)} = 1.5 mA, V _{CC} = 3 V, See Note 1	V _{SS}	V _{SS} +0.25				
		I _{OL(max)} = 6 mA, V _{CC} = 3 V, See Note 2	V _{SS}	V _{SS} +0.6				

- NOTES: 1. The maximum total current, I_{OH(max)} and I_{OL(max)}, for all outputs combined, should not exceed ±12 mA to satisfy the maximum specified voltage drop.
 2. The maximum total current, I_{OH(max)} and I_{OL(max)}, for all outputs combined, should not exceed ±48 mA to satisfy the maximum specified voltage drop.

output frequency

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
f _(P_x.y)	(1 ≤ x ≤ 6, 0 ≤ y ≤ 7)	C _L = 20 pF, I _L = ±1.5 mA	V _{CC} = 2.2 V / 3 V	DC		f _{System}	MHz
f _(MCLK)	P1.1/TA0/MCLK,	C _L = 20 pF				f _{System}	MHz
f _(SMCLK)	P1.4/TBCLK/SMCLK,						
f _(ACLK)	P1.5/TACLK/ACLK						
t _(Xdc)	Duty cycle of output frequency	P1.5/TACLK/ACLK, C _L = 20 pF V _{CC} = 2.2 V / 3 V	f _(ACLK) = f _(LFXT1) = f _(XT1)	40%		60%	
			f _(ACLK) = f _(LFXT1) = f _(LF)	30%		70%	
			f _(ACLK) = f _(LFXT1)		50%		
		P1.1/TA0/MCLK, C _L = 20 pF, V _{CC} = 2.2 V / 3 V	f _(MCLK) = f _(XT1)	40%		60%	
			f _(MCLK) = f _(DCOCLK)	50%- 15 ns	50%	50%+ 15 ns	
			P1.4/TBCLK/SMCLK, C _L = 20 pF, V _{CC} = 2.2 V / 3 V	f _(SMCLK) = f _(XT2)	40%		60%
f _(SMCLK) = f _(DCOCLK)	50%- 15 ns	50%		50%+ 15 ns			

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

outputs - Ports P1, P2, P3, P4, P5, and P6 (continued)

TYPICAL LOW-LEVEL OUTPUT CURRENT
vs
LOW-LEVEL OUTPUT VOLTAGE




Figure 2

TYPICAL LOW-LEVEL OUTPUT CURRENT
vs
LOW-LEVEL OUTPUT VOLTAGE




Figure 3

TYPICAL HIGH-LEVEL OUTPUT CURRENT
vs
HIGH-LEVEL OUTPUT VOLTAGE




Figure 4

TYPICAL HIGH-LEVEL OUTPUT CURRENT
vs
HIGH-LEVEL OUTPUT VOLTAGE




Figure 5



electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

wake-up LPM3

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{d(LPM3)}$	Delay time	f = 1 MHz	$V_{CC} = 2.2 V/3 V$			6	μs
		f = 2 MHz				6	
		f = 3 MHz				6	

RAM

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{RAMh}	CPU halted (see Note 1)	1.6			V

NOTE 1: This parameter defines the minimum supply voltage when the data in program memory RAM remain unchanged. No program execution should take place during this supply voltage condition.

LCD

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{(33)}$	Analog voltage	Voltage at P5.7/R33	$V_{CC} = 3 V$	2.5		$V_{CC} + 0.2$	V
$V_{(23)}$		Voltage at P5.6/R23		$[V_{(33)} - V_{(03)}] \times 2/3 + V_{(03)}$			
$V_{(13)}$		Voltage at P5.5/R13		$[V_{(33)} - V_{(03)}] \times 1/3 + V_{(03)}$			
$V_{(33)} - V_{(03)}$		Voltage at R33 to R03		2.5	$V_{CC} + 0.2$		
$I_{(R03)}$	Input leakage	$R03 = V_{SS}$	No load at all segment and common lines, $V_{CC} = 3 V$			± 20	nA
$I_{(R13)}$		$P5.5/R13 = V_{CC}/3$				± 20	
$I_{(R23)}$		$P5.6/R23 = 2 \times V_{CC}/3$				± 20	
$V_{(Sxx0)}$	Segment line voltage	$I_{(Sxx)} = -3 \mu A,$	$V_{CC} = 3 V$	$V_{(03)}$		$V_{(03)} - 0.1$	V
$V_{(Sxx1)}$				$V_{(13)}$		$V_{(13)} - 0.1$	
$V_{(Sxx2)}$				$V_{(23)}$		$V_{(23)} - 0.1$	
$V_{(Sxx3)}$				$V_{(33)}$		$V_{(33)} + 0.1$	

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

Comparator_A (see Note 1)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
$I_{(CC)}$	CAON=1, CARSEL=0, CAREF=0	$V_{CC} = 2.2\text{ V}$	25	40	μA	
		$V_{CC} = 3\text{ V}$	45	60		
$I_{(\text{RefLadder/RefDiode})}$	CAON=1, CARSEL=0, CAREF=1/2/3, No load at P1.6/CA0 and P1.7/CA1	$V_{CC} = 2.2\text{ V}$	30	50	μA	
		$V_{CC} = 3\text{ V}$	45	71		
$V_{(\text{Ref025})}$	$\frac{\text{Voltage @ } 0.25 V_{CC} \text{ node}}{V_{CC}}$ PCA0=1, CARSEL=1, CAREF=1, No load at P1.6/CA0 and P1.7/CA1	$V_{CC} = 2.2\text{ V} / 3\text{ V}$	0.23	0.24	0.25	
$V_{(\text{Ref050})}$	$\frac{\text{Voltage @ } 0.5 V_{CC} \text{ node}}{V_{CC}}$ PCA0=1, CARSEL=1, CAREF=2, No load at P1.6/CA0 and P1.7/CA1	$V_{CC} = 2.2\text{ V} / 3\text{ V}$	0.47	0.48	0.5	
$V_{(\text{RefVT})}$	see Figure 6 and Figure 7 PCA0=1, CARSEL=1, CAREF=3, No load at P1.6/CA0 and P1.7/CA1; $T_A = 85^\circ\text{C}$	$V_{CC} = 2.2\text{ V}$	390	480	540	mV
		$V_{CC} = 3\text{ V}$	400	490	550	
V_{IC}	Common-mode input voltage range CAON=1	$V_{CC} = 2.2\text{ V} / 3\text{ V}$	0	$V_{CC}-1$	V	
$V_p - V_s$	Offset voltage See Note 2	$V_{CC} = 2.2\text{ V} / 3\text{ V}$	-30		30	mV
V_{hys}	Input hysteresis CAON = 1	$V_{CC} = 2.2\text{ V} / 3\text{ V}$	0	0.7	1.4	mV
$t_{(\text{response LH})}$	$T_A = 25^\circ\text{C}$, Overdrive 10 mV, without filter: CAF = 0	$V_{CC} = 2.2\text{ V}$	160	210	300	ns
		$V_{CC} = 3\text{ V}$	80	150	240	
	$T_A = 25^\circ\text{C}$ Overdrive 10 mV, with filter: CAF = 1	$V_{CC} = 2.2\text{ V}$	1.4	1.9	3.4	μs
		$V_{CC} = 3\text{ V}$	0.9	1.5	2.6	
$t_{(\text{response HL})}$	$T_A = 25^\circ\text{C}$ Overdrive 10 mV, without filter: CAF = 0	$V_{CC} = 2.2\text{ V}$	130	210	300	ns
		$V_{CC} = 3\text{ V}$	80	150	240	
	$T_A = 25^\circ\text{C}$, Overdrive 10 mV, with filter: CAF = 1	$V_{CC} = 2.2\text{ V}$	1.4	1.9	3.4	μs
		$V_{CC} = 3\text{ V}$	0.9	1.5	2.6	

- NOTES: 1. The leakage current for the Comparator_A terminals is identical to $I_{lkg(Px.x)}$ specification.
2. The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A inputs on successive measurements. The two successive measurements are then summed together.

typical characteristics




Figure 6. $V_{(RefVT)}$ vs Temperature




Figure 7. $V_{(RefVT)}$ vs Temperature




Figure 8. Block Diagram of Comparator_A Module




Figure 9. Overdrive Definition

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

POR/brownout reset (BOR) (see Note 1)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{d(BOR)}$				2000	μs
$V_{CC(start)}$	$dV_{CC}/dt \leq 3 \text{ V/s}$ (see Figure 10)		$0.7 \times V_{(B_IT-)}$		V
$V_{(B_IT-)}$	Brownout (see Note 2)			1.71	V
$V_{hys(B_IT-)}$	$dV_{CC}/dt \leq 3 \text{ V/s}$ (see Figure 10)	70	130	180	mV
$t_{(reset)}$	Pulse length needed at RST/NMI pin to accepted reset internally, $V_{CC} = 2.2 \text{ V}/3 \text{ V}$	2			μs

- NOTES: 1. The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level $V_{(B_IT-)} + V_{hys(B_IT-)}$ is $\leq 1.8 \text{ V}$.
2. During power up, the CPU begins code execution following a period of $t_{d(BOR)}$ after $V_{CC} = V_{(B_IT-)} + V_{hys(B_IT-)}$. The default FLL+ settings must not be changed until $V_{CC} \geq V_{CC(min)}$, where $V_{CC(min)}$ is the minimum supply voltage for the desired operating frequency. See the *MSP430x4xx Family User's Guide* (SLAU056) for more information on the brownout/SVS circuit.

typical characteristics




Figure 10. POR/Brownout Reset (BOR) vs Supply Voltage




Figure 11. $V_{CC(drop)}$ Level With a Square Voltage Drop to Generate a POR/Brownout Signal

typical characteristics




Figure 12. $V_{CC(drop)}$ Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

SVS (supply voltage supervisor/monitor)

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT	
$t_{(SVSR)}$	$dV_{CC}/dt > 30 \text{ V/ms}$ (see Figure 13)	5		150	μs	
	$dV_{CC}/dt \leq 30 \text{ V/ms}$			2000	μs	
$t_{d(SVson)}$	SVSon, switch from VLD=0 to VLD \neq 0, $V_{CC} = 3 \text{ V}$	20		150	μs	
t_{settle}	VLD \neq 0 [†]			12	μs	
$V_{(SVSstart)}$	VLD \neq 0, $V_{CC}/dt \leq 3 \text{ V/s}$ (see Figure 13)		1.55	1.7	V	
$V_{hys(SVS_IT-)}$	$V_{CC}/dt \leq 3 \text{ V/s}$ (see Figure 13)	VLD = 1	70	120	155	mV
		VLD = 2 .. 14	$V_{(SVS_IT-)} \times 0.001$		$V_{(SVS_IT-)} \times 0.016$	
	$V_{CC}/dt \leq 3 \text{ V/s}$ (see Figure 13), external voltage applied on A7	VLD = 15	4.4		20	mV
$V_{(SVS_IT-)}$	$V_{CC}/dt \leq 3 \text{ V/s}$ (see Figure 13)	VLD = 1	1.8	1.9	2.05	V
		VLD = 2	1.94	2.1	2.23	
		VLD = 3	2.05	2.2	2.35	
		VLD = 4	2.14	2.3	2.46	
		VLD = 5	2.24	2.4	2.58	
		VLD = 6	2.33	2.5	2.69	
		VLD = 7	2.46	2.65	2.84	
		VLD = 8	2.58	2.8	2.97	
		VLD = 9	2.69	2.9	3.10	
		VLD = 10	2.83	3.05	3.26	
		VLD = 11	2.94	3.2	3.39	
		VLD = 12	3.11	3.35	3.58 [†]	
		VLD = 13	3.24	3.5	3.73 [†]	
		VLD = 14	3.43	3.7 [†]	3.96 [†]	
		$V_{CC}/dt \leq 3 \text{ V/s}$ (see Figure 13), external voltage applied on A7	VLD = 15	1.1	1.2	1.3
$I_{CC(SVS)}$ (see Note 1)	VLD \neq 0, $V_{CC} = 2.2 \text{ V}/3 \text{ V}$		10	15	μA	

[†] The recommended operating voltage range is limited to 3.6 V.

[‡] t_{settle} is the settling time that the comparator o/p needs to have a stable level after VLD is switched VLD \neq 0 to a different VLD value somewhere between 2 and 15. The overdrive is assumed to be > 50 mV.

NOTE 1: The current consumption of the SVS module is not included in the I_{CC} current consumption data.

typical characteristics




Figure 13. SVS Reset (SVSR) vs Supply Voltage




Figure 14. $V_{CC(drop)}$ With a Square Voltage Drop and a Triangle Voltage Drop to Generate an SVS Signal

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

DCO

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _(DCOCLK)	N _(DCO) =01Eh, FN ₈ =FN ₄ =FN ₃ =FN ₂ =0, D = 2; DCOPLUS = 0, f _{Crystal} = 32.738 kHz	2.2 V/3 V		1		MHz
f _(DCO=2)	FN ₈ =FN ₄ =FN ₃ =FN ₂ =0; DCOPLUS = 1	2.2 V	0.3	0.65	1.25	MHz
		3 V	0.3	0.7	1.3	
f _(DCO=27)	FN ₈ =FN ₄ =FN ₃ =FN ₂ =0; DCOPLUS = 1	2.2 V	2.5	5.6	10.5	MHz
		3 V	2.7	6.1	11.3	
f _(DCO=2)	FN ₈ =FN ₄ =FN ₃ =0, FN ₂ =1; DCOPLUS = 1	2.2 V	0.7	1.3	2.3	MHz
		3 V	0.8	1.5	2.5	
f _(DCO=27)	FN ₈ =FN ₄ =FN ₃ =0, FN ₂ =1; DCOPLUS = 1	2.2 V	5.7	10.8	18	MHz
		3 V	6.5	12.1	20	
f _(DCO=2)	FN ₈ =FN ₄ =0, FN ₃ = 1, FN ₂ =x; DCOPLUS = 1	2.2 V	1.2	2	3	MHz
		3 V	1.3	2.2	3.5	
f _(DCO=27)	FN ₈ =FN ₄ =0, FN ₃ = 1, FN ₂ =x; DCOPLUS = 1	2.2 V	9	15.5	25	MHz
		3 V	10.3	17.9	28.5	
f _(DCO=2)	FN ₈ =0, FN ₄ = 1, FN ₃ = FN ₂ =x; DCOPLUS = 1	2.2 V	1.8	2.8	4.2	MHz
		3 V	2.1	3.4	5.2	
f _(DCO=27)	FN ₈ =0, FN ₄ =1, FN ₃ = FN ₂ =x; DCOPLUS = 1	2.2 V	13.5	21.5	33	MHz
		3 V	16	26.6	41	
f _(DCO=2)	FN ₈ =1, FN ₄ =FN ₃ =FN ₂ =x; DCOPLUS = 1	2.2 V	2.8	4.2	6.2	MHz
		3 V	4.2	6.3	9.2	
f _(DCO=27)	FN ₈ =1, FN ₄ =FN ₃ =FN ₂ =x; DCOPLUS = 1	2.2 V	21	32	46	MHz
		3 V	30	46	70	
S _n	Step size between adjacent DCO taps: S _n = f _{DCO(Tap n+1)} / f _{DCO(Tap n)} (see Figure 16 for taps 21 to 27)	1 < TAP ≤ 20	1.06		1.11	
		TAP = 27	1.07		1.17	
D _t	Temperature drift, N _(DCO) = 01Eh, FN ₈ =FN ₄ =FN ₃ =FN ₂ =0, D = 2; DCOPLUS = 0	2.2 V	-0.2	-0.3	-0.4	%/°C
		3 V	-0.2	-0.3	-0.4	
D _V	Drift with V _{CC} variation, N _(DCO) = 01Eh, FN ₈ =FN ₄ =FN ₃ =FN ₂ =0, D = 2; DCOPLUS = 0	2.2 V/ 3 V	0	5	15	%/V




Figure 15. DCO Frequency vs Supply Voltage V_{CC} and vs Ambient Temperature

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)




Figure 16. DCO Tap Step Size




Figure 17. Five Overlapping DCO Ranges Controlled by FN_x Bits

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

crystal oscillator, LFXT1 oscillator (see Notes 1 and 2)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{XIN}	Integrated input capacitance (see Note 4)	OSCCAP _x = 0h, V _{CC} = 2.2 V / 3 V		0		pF
		OSCCAP _x = 1h, V _{CC} = 2.2 V / 3 V		10		
		OSCCAP _x = 2h, V _{CC} = 2.2 V / 3 V		14		
		OSCCAP _x = 3h, V _{CC} = 2.2 V / 3 V		18		
C _{XOUT}	Integrated output capacitance (see Note 4)	OSCCAP _x = 0h, V _{CC} = 2.2 V / 3 V		0		pF
		OSCCAP _x = 1h, V _{CC} = 2.2 V / 3 V		10		
		OSCCAP _x = 2h, V _{CC} = 2.2 V / 3 V		14		
		OSCCAP _x = 3h, V _{CC} = 2.2 V / 3 V		18		
V _{IL}	Input levels at XIN	V _{CC} = 2.2 V/3 V (see Note 3)	V _{SS}		0.2×V _{CC}	V
V _{IH}			0.8×V _{CC}		V _{CC}	

- NOTES:
- The parasitic capacitance from the package and board may be estimated to be 2 pF. The effective load capacitor for the crystal is $(C_{XIN} \times C_{XOUT}) / (C_{XIN} + C_{XOUT})$. This is independent of XTS_FLL.
 - To improve EMI on the low-power LFXT1 oscillator, particularly in the LF mode (32 kHz), the following guidelines should be observed.
 - Keep the trace between the MSP430 device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 - Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
 - Applies only when using an external logic-level clock source. XTS_FLL must be set. Not applicable when using a crystal or resonator.
 - External capacitance is recommended for precision real-time clock applications; OSCCAP_x = 0h.

crystal oscillator, XT2 oscillator (see Note 1)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{XT2IN}	Integrated input capacitance	V _{CC} = 2.2 V/3 V		2		pF
C _{XT2OUT}	Integrated output capacitance	V _{CC} = 2.2 V/3 V		2		pF
V _{IL}	Input levels at XT2IN	V _{CC} = 2.2 V/3 V (see Note 2)	V _{SS}		0.2 × V _{CC}	V
V _{IH}			0.8 × V _{CC}		V _{CC}	V

- NOTES:
- The oscillator needs capacitors at both terminals, with values specified by the crystal manufacturer.
 - Applies only when using an external logic-level clock source. Not applicable when using a crystal or resonator.

USART0 (see Note 1)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _(τ)	USART0: deglitch time	V _{CC} = 2.2 V, SYNC = 0, UART mode	200	430	800	ns
		V _{CC} = 3 V, SYNC = 0, UART mode	150	280	500	

- NOTES:
- The signal applied to the USART0 receive signal/terminal (URXD0) should meet the timing requirements of t_(τ) to ensure that the URXS flip-flop is set. The URXS flip-flop is set with negative pulses meeting the minimum-timing condition of t_(τ). The operating conditions to set the flag must be met independently from this timing constraint. The deglitch circuitry is active only on negative transitions on the URXD0 line.

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 – JUNE 2010

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit ADC, power supply and input range conditions (see Note 1)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{AVCC} Analog supply voltage	AV_{CC} and DV_{CC} are connected together AV_{SS} and DV_{SS} are connected together $V_{(AVSS)} = V_{(DVSS)} = 0\text{ V}$	2.2		3.6	V
$V_{(P6.x/Ax)}$ Analog input voltage range (see Note 2)	All external Ax terminals. Analog inputs selected in $ADC12MCTLx$ register and $P6Sel.x=1$ $V_{(AVSS)} \leq V_{Ax} \leq V_{(AVCC)}$	0		V_{AVCC}	V
I_{ADC12} Operating supply current into AV_{CC} terminal (see Note 3)	$f_{ADC12CLK} = 5.0\text{ MHz}$ $ADC12ON = 1$, $REFON = 0$ $SHT0=0$, $SHT1=0$, $ADC12DIV=0$		$V_{CC} = 2.2\text{ V}$ 0.65	1.3	mA
			$V_{CC} = 3\text{ V}$ 0.8	1.6	
I_{REF+} Operating supply current into AV_{CC} terminal (see Note 4)	$f_{ADC12CLK} = 5.0\text{ MHz}$ $ADC12ON = 0$, $REFON = 1$, $REF2_5V = 1$	$V_{CC} = 3\text{ V}$	0.5	0.8	mA
		$V_{CC} = 2.2\text{ V}$	0.5	0.8	
	$f_{ADC12CLK} = 5.0\text{ MHz}$ $ADC12ON = 0$, $REFON = 1$, $REF2_5V = 0$	$V_{CC} = 2.2\text{ V}$	0.5	0.8	mA
		$V_{CC} = 3\text{ V}$	0.5	0.8	
C_I Input capacitance	Only one terminal can be selected at one time, Ax			40	pF
R_I Input MUX ON resistance	$0V \leq V_{Ax} \leq V_{AVCC}$			2000	Ω

- NOTES: 1. The leakage current is defined in the leakage current table with Ax parameter.
 2. The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.
 3. The internal reference supply current is not included in current consumption parameter I_{ADC12} .
 4. The internal reference current is supplied via terminal AV_{CC} . Consumption is independent of the $ADC12ON$ control bit, unless a conversion is active. The $REFON$ bit enables to settle the built-in reference before starting an A/D conversion.

12-bit ADC, external reference (see Note 1)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{eREF+} Positive external reference voltage input	$V_{eREF+} > V_{REF-}/V_{eREF-}$ (see Note 2)	1.4		V_{AVCC}	V
V_{REF-}/V_{eREF-} Negative external reference voltage input	$V_{eREF+} > V_{REF-}/V_{eREF-}$ (see Note 3)	0		1.2	V
$(V_{eREF+} - V_{REF-}/V_{eREF-})$ Differential external reference voltage input	$V_{eREF+} > V_{REF-}/V_{eREF-}$ (see Note 4)	1.4		V_{AVCC}	V
I_{VeREF+} Static input current	$0V \leq V_{eREF+} \leq V_{AVCC}$		$V_{CC} = 2.2\text{ V}/3\text{ V}$	± 1	μA
I_{VREF-}/V_{eREF-} Static input current	$0V \leq V_{eREF-} \leq V_{AVCC}$		$V_{CC} = 2.2\text{ V}/3\text{ V}$	± 1	μA

- NOTES: 1. The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_I , is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
 2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
 3. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
 4. The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit ADC, built-in reference

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
V_{REF+} Positive built-in reference voltage output	REF2_5V = 1 for 2.5 V $I_{VREF+,max} \leq I_{VREF+} \leq I_{VREF+,min}$ $V_{CC} = 3 V$	2.4	2.5	2.6	V		
	REF2_5V = 0 for 1.5 V $I_{VREF+,max} \leq I_{VREF+} \leq I_{VREF+,min}$ $V_{CC} = 2.2 V/3 V$	1.44	1.5	1.56			
$AV_{CC(min)}$ AV_{CC} minimum voltage, Positive built-in reference active	REF2_5V = 0, $I_{VREF+,max} \leq I_{VREF+} \leq I_{VREF+,min}$	2.2			V		
	REF2_5V = 1, $I_{VREF+,min} \geq I_{VREF+} \geq -0.5mA$	2.8					
	REF2_5V = 1, $I_{VREF+,min} \geq I_{VREF+} \geq -1mA$	2.9					
I_{VREF+} Load current out of V_{REF+} terminal		$V_{CC} = 2.2 V$	0.01		-0.5	mA	
		$V_{CC} = 3 V$	0.01		-1		
$I_{L(VREF+)}$ Load-current regulation V_{REF+} terminal	$I_{VREF+} = 500 \mu A \pm 100 \mu A$ Analog input voltage $\sim 0.75 V$; REF2_5V = 0	$V_{CC} = 2.2 V$			± 2	LSB	
		$V_{CC} = 3 V$			± 2		
		$V_{CC} = 3 V$			± 2	LSB	
$I_{DL(VREF+)}$ Load current regulation V_{REF+} terminal	$I_{VREF+} = 100 \mu A \rightarrow 900 \mu A$, $C_{VREF+} = 5 \mu F$, $\Delta V_{REF+} \sim 0.5 \times V_{REF+}$ Error of conversion result ≤ 1 LSB	$V_{CC} = 3 V$			20	ns	
C_{VREF+} Capacitance at pin V_{REF+} (see Note 1)	REFON = 1, $0 mA \leq I_{VREF+} \leq I_{VREF+,max}$	$V_{CC} = 2.2 V/3 V$			5	10	μF
T_{REF+} Temperature coefficient of built-in reference	I_{VREF+} is a constant in the range of $0 mA \leq I_{VREF+} \leq 1 mA$	$V_{CC} = 2.2 V/3 V$			± 100		ppm/ $^{\circ}C$
t_{REFON} Settle time of internal reference voltage (see Figure 18 and Note 2)	$I_{VREF+} = 0.5 mA$, $C_{VREF+} = 10 \mu F$, $V_{REF+} = 1.5 V$, $V_{AVCC} = 2.2 V$			17		ms	

- NOTES: 1. The internal buffer operational amplifier and the accuracy specifications require an external capacitor. All INL and DNL tests uses two capacitors between pins V_{REF+} and AV_{SS} and V_{REF-}/V_{eREF-} and AV_{SS} : 10 μF tantalum and 100 nF ceramic.
2. The condition is that the error in a conversion started after t_{REFON} is less than ± 0.5 LSB. The settling time depends on the external capacitive load.




Figure 18. Typical Settling Time of Internal Reference t_{REFON} vs External Capacitor on V_{REF+}

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010




Figure 19. Supply Voltage and Reference Voltage Design V_{REF-}/V_{eREF-} External Supply




Figure 20. Supply Voltage and Reference Voltage Design $V_{REF-}/V_{eREF-} = AV_{SS}$, Internally Connected

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit ADC, timing parameters

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$f_{ADC12CLK}$		For specified performance of ADC12 linearity parameters	$V_{CC} = 2.2V/3 V$	0.45	5	6.3	MHz
$f_{ADC12OSC}$	Internal ADC12 oscillator	ADC12DIV=0, $f_{ADC12CLK}=f_{ADC12OSC}$	$V_{CC} = 2.2 V/ 3 V$	3.7	5	6.3	MHz
$t_{CONVERT}$	Conversion time	$C_{VREF+} \geq 5 \mu F$, Internal oscillator, $f_{ADC12OSC} = 3.7 \text{ MHz to } 6.3 \text{ MHz}$	$V_{CC} = 2.2 V/ 3 V$	2.06		3.51	μs
		External $f_{ADC12CLK}$ from ACLK, MCLK or SMCLK: ADC12SSEL $\neq 0$			$13 \times \text{ADC12DIV} \times 1/f_{ADC12CLK}$	μs	
$t_{ADC12ON}$	Turn on settling time of the ADC	(see Note 1)				100	ns
t_{Sample}	Sampling time	$R_S = 400 \Omega$, $R_I = 1000 \Omega$, $C_I = 30 \text{ pF}$, $\tau = [R_S + R_I] \times C_I$ (see Note 2)	$V_{CC} = 3 V$	1220			ns
			$V_{CC} = 2.2 V$	1400			

- NOTES: 1. The condition is that the error in a conversion started after $t_{ADC12ON}$ is less than ± 0.5 LSB. The reference and input signal are already settled.
 2. Approximately ten Tau (τ) are needed to get an error of less than ± 0.5 LSB:
 $t_{Sample} = \ln(2^{n+1}) \times (R_S + R_I) \times C_I + 800 \text{ ns}$ where $n = \text{ADC resolution} = 12$, $R_S = \text{external source resistance}$.

12-bit ADC, linearity parameters

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
E_I	Integral linearity error	$1.4 V \leq (V_{eREF+} - V_{REF-}/V_{eREF-}) \min \leq 1.6 V$	$V_{CC} = 2.2 V/3 V$			± 2	LSB
		$1.6 V < (V_{eREF+} - V_{REF-}/V_{eREF-}) \min \leq [V_{AVCC}]$				± 1.7	
E_D	Differential linearity error	$(V_{eREF+} - V_{REF-}/V_{eREF-})_{\min} \leq (V_{eREF+} - V_{REF-}/V_{eREF-})$, $C_{VREF+} = 10 \mu F$ (tantalum) and 100 nF (ceramic)	$V_{CC} = 2.2 V/3 V$			± 1	LSB
E_O	Offset error	$(V_{eREF+} - V_{REF-}/V_{eREF-})_{\min} \leq (V_{eREF+} - V_{REF-}/V_{eREF-})$, Internal impedance of source $R_S < 100 \Omega$, $C_{VREF+} = 10 \mu F$ (tantalum) and 100 nF (ceramic)	$V_{CC} = 2.2 V/3 V$		± 2	± 4	LSB
E_G	Gain error	$(V_{eREF+} - V_{REF-}/V_{eREF-})_{\min} \leq (V_{eREF+} - V_{REF-}/V_{eREF-})$, $C_{VREF+} = 10 \mu F$ (tantalum) and 100 nF (ceramic)	$V_{CC} = 2.2 V/3 V$		± 1.1	± 2	LSB
E_T	Total unadjusted error	$(V_{eREF+} - V_{REF-}/V_{eREF-})_{\min} \leq (V_{eREF+} - V_{REF-}/V_{eREF-})$, $C_{VREF+} = 10 \mu F$ (tantalum) and 100 nF (ceramic)	$V_{CC} = 2.2 V/3 V$		± 2	± 5	LSB

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

12-bit ADC, temperature sensor and built-in V_{MID}

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
I_{SENSOR}	Operating supply current into AV_{CC} terminal (see Note 1)	REFON = 0, INCH = 0Ah, ADC12ON=NA, $T_A = 25^\circ C$	2.2 V	40	120	μA
			3 V	60	160	
V_{SENSOR}	(see Note 2)	ADC12ON = 1, INCH = 0Ah, $T_A = 0^\circ C$	2.2 V/ 3 V	986		mV
TC_{SENSOR}		ADC12ON = 1, INCH = 0Ah	2.2 V/ 3 V	3.55±3%		mV/°C
$t_{SENSOR(sample)}$	Sample time required if channel 10 is selected (see Note 3)	ADC12ON = 1, INCH = 0Ah, Error of conversion result ≤ 1 LSB	2.2 V	30		μs
			3 V	30		
I_{VMID}	Current into divider at channel 11 (see Note 4)	ADC12ON = 1, INCH = 0Bh,	2.2 V		NA	μA
			3 V		NA	
V_{MID}	AV_{CC} divider at channel 11	ADC12ON = 1, INCH = 0Bh, V_{MID} is $\sim 0.5 \times V_{AVCC}$	2.2 V	1.1	1.1±0.04	V
			3 V	1.5	1.50±0.04	
$t_{VMID(sample)}$	Sample time required if channel 11 is selected (see Note 5)	ADC12ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB	2.2 V	1400		ns
			3 V	1220		

- NOTES: 1. The sensor current I_{SENSOR} is consumed if (ADC12ON = 1 and REFON=1), or (ADC12ON=1 AND INCH=0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is already included in I_{REF+} .
2. The temperature sensor offset can be as much as $\pm 20^\circ C$. A single-point calibration is recommended in order to minimize the offset error of the built-in temperature sensor.
3. The typical equivalent impedance of the sensor is 51 k Ω . The sample time required includes the sensor-on time $t_{SENSOR(on)}$
4. No additional current is needed. The V_{MID} is used during sampling.
5. The on-time $t_{VMID(on)}$ is included in the sampling time $t_{VMID(sample)}$; no additional on time is needed.

electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

flash memory

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC(PGM/ERASE)}	Program and Erase supply voltage			2.7		3.6	V
f _{FTG}	Flash Timing Generator frequency			257		476	kHz
I _{PGM}	Supply current from DV _{CC} during program		2.7 V/ 3.6 V		3	5	mA
I _{ERASE}	Supply current from DV _{CC} during erase		2.7 V/ 3.6 V		3	7	mA
t _{CPT}	Cumulative program time	see Note 1	2.7 V/ 3.6 V			10	ms
t _{CMErase}	Cumulative mass erase time	see Note 2	2.7 V/ 3.6 V	200			ms
	Program/Erase endurance			10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	T _J = 25°C		100			years
t _{Word}	Word or byte program time	see Note 3			35		t _{FTG}
t _{Block, 0}	Block program time for 1 st byte or word				30		
t _{Block, 1-63}	Block program time for each additional byte or word				21		
t _{Block, End}	Block program end-sequence wait time				6		
t _{Mass Erase}	Mass erase time				5297		
t _{Seg Erase}	Segment erase time				4819		

- NOTES: 1. The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.
 2. The mass erase duration generated by the flash timing generator is at least 11.1ms (= 5297x1/f_{FTG,max} = 5297x1/476kHz). To achieve the required cumulative mass erase time the Flash Controller's mass erase operation can be repeated until this time is met. (A worst case minimum of 19 cycles are required).
 3. These values are hardwired into the Flash Controller's state machine (t_{FTG} = 1/f_{FTG}).

JTAG interface

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{TCK}	TCK input frequency	see Note 1	2.2 V	0		5	MHz
			3 V	0		10	MHz
R _{Internal}	Internal pull-up resistance on TMS, TCK, TDI/TCLK	see Note 2	2.2 V/ 3 V	25	60	90	kΩ

- NOTES: 1. f_{TCK} may be restricted to meet the timing requirements of the module selected.
 2. TMS, TDI/TCLK, and TCK pull-up resistors are implemented in all versions.

JTAG fuse (see Note 1)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V _{CC(FB)}	Supply voltage during fuse-blow condition	T _A = 25°C		2.5			V
V _{FB}	Voltage level on TDI/TCLK for fuse-blow: F versions			6		7	V
I _{FB}	Supply current into TDI/TCLK during fuse blow					100	mA
t _{FB}	Time to blow fuse					1	ms

- NOTES: 1. Once the fuse is blown, no further access to the MSP430 JTAG/Test and emulation features is possible. The JTAG block is switched to bypass mode.


MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

APPLICATION INFORMATION

input/output schematic

port P1, P1.0 to P1.5, input/output with Schmitt trigger




Note: $0 \leq x \leq 5$
Note: Port function is active if CAPD.x = 0

PnSEL.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P1SEL.0	P1DIR.0	P1DIR.0	P1OUT0	Out0 sig. [†]	P1IN.0	CCI0A [†]	P1IE.0	P1IFG.0	P1IES.0
P1SEL.1	P1DIR.1	P1DIR.1	P1OUT.1	MCLK	P1IN.1	CCI0B [†]	P1IE.1	P1IFG.1	P1IES.1
P1SEL.2	P1DIR.2	P1DIR.2	P1OUT.2	Out1 sig. [†]	P1IN.2	CCI1A [†]	P1IE.2	P1IFG.2	P1IES.2
P1SEL.3	P1DIR.3	P1DIR.3	P1OUT.3	SVSOUT	P1IN.3	TBOUTH [‡]	P1IE.3	P1IFG.3	P1IES.3
P1SEL.4	P1DIR.4	P1DIR.4	P1OUT.4	SMCLK	P1IN.4	TBCLK [‡]	P1IE.4	P1IFG.4	P1IES.4
P1SEL.5	P1DIR.5	P1DIR5	P1OUT.5	ACLK	P1IN.5	TACLK [†]	P1IE.5	P1IFG.5	P1IES.5

[†] Timer_A
[‡] Timer_B

input/output schematic (continued)

port P1, P1.6, P1.7, input/output with Schmitt trigger




MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

input/output schematic (continued)

port P2, P2.0, P2.4 to P2.5, input/output with Schmitt trigger




Note: x {0,4,5}

PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.0	P2DIR.0	P2DIR.0	P2OUT.0	Out2 sig. †	P2IN.0	CCI2A †	P2IE.0	P2IFG.0	P2IES.0
P2Sel.4	P2DIR.4	DVCC	P2OUT.4	UTXD0 ‡	P2IN.4	unused	P2IE.4	P2IFG.4	P2IES.4
P2Sel.5	P2DIR.5	DVSS	P2OUT.5	DVSS	P2IN.5	URXD0 ‡	P2IE.5	P2IFG.5	P2IES.5

†Timer_A
‡USART0

input/output schematic (continued)

port P2, P2.1 to P2.3, input/output with Schmitt trigger



Note: $1 \leq x \leq 3$

PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.1	P2DIR.1	P2DIR.1	P2OUT.1	Out0 sig. †	P2IN.1	CCI0A † CCI0B	P2IE.1	P2IFG.1	P2IES.1
P2Sel.2	P2DIR.2	P2DIR.2	P2OUT.2	Out1 sig. †	P2IN.2	CCI1A † CCI1B	P2IE.2	P2IFG.2	P2IES.2
P2Sel.3	P2DIR.3	P2DIR.3	P2OUT.3	Out2 sig. †	P2IN.3	CCI2A † CCI2B	P2IE.3	P2IFG.3	P2IES.3


†Timer_B

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

input/output schematic (continued)

port P2, P2.6 to P2.7, input/output with Schmitt trigger



Note: $6 \leq x \leq 7$


PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x	Port/LCD
P2Sel.6	P2DIR.6	P2DIR.6	P2OUT.6	CAOUT [†]	P2IN.6	unused	P2IE.6	P2IFG.6	P2IES.6	0: LCDM<40h
P2Sel.7	P2DIR.7	P2DIR.7	P2OUT.7	ADC12CLK [§]	P2IN.7	unused	P2IE.7	P2IFG.7	P2IES.7	0: LCDM<40h

[†] Comparator_A

[§] ADC12



input/output schematic (continued)

port P3, P3.0 to P3.3, input/output with Schmitt trigger



Note: $0 \leq x \leq 3$

PnSel.x	PnDIR.x	Direction Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P3Sel.0	P3DIR.0	DV _{SS}	P3OUT.0	DV _{SS}	P3IN.0	STE0(in)
P3Sel.1	P3DIR.1	DCM_SIMO0	P3OUT.1	SIMO0(out)	P3IN.1	SIMO0(in)
P3Sel.2	P3DIR.2	DCM_SOMI0	P3OUT.2	SOMI0(out)	P3IN.2	SOMI0(in)
P3Sel.3	P3DIR.3	DCM_UCLK0	P3OUT.3	UCLK0(out)	P3IN.3	UCLK0(in)




MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

input/output schematic (continued)

port P3, P3.4 to P3.7, input/output with Schmitt trigger




Note: $4 \leq x \leq 7$

PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P3SEL.4	P3DIR.4	P3DIR.4	P3OUT.4	DVSS	P3IN.4	unused
P3SEL.5	P3DIR.5	P3DIR.5	P3OUT.5	DVSS	P3IN.5	unused
P3SEL.6	P3DIR.6	P3DIR.6	P3OUT.6	DVSS	P3IN.6	DMAE0
P3SEL.7	P3DIR.7	P3DIR.7	P3OUT.7	DVSS	P3IN.7	unused

input/output schematic (continued)

port P4, P4.0 to P4.5, input/output with Schmitt trigger



PnSEL.x	PnDIR.x	Direction Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P4SEL.0	P4DIR.0	P4DIR.0	P4OUT.0	DVSS	P4IN.0	unused
P4SEL.1	P4DIR.1	P4DIR.1	P4OUT.1	DVSS	P4IN.1	unused
P4SEL.2	P4DIR.2	P4DIR.2	P4OUT.2	DVSS	P4IN.2	unused
P4SEL.3	P4DIR.3	P4DIR.3	P4OUT.3	DVSS	P4IN.3	unused
P4SEL.4	P4DIR.4	P4DIR.4	P4OUT.4	DVSS	P4IN.4	unused
P4SEL.5	P4DIR.5	P4DIR.5	P4OUT.5	DVSS	P4IN.5	unused


DEVICE	PORT BITS	PORT FUNCTION	LCD SEG. FUNCTION
F43xIPN 80-pin QFP	P4.0 to P4.5	LCDM < 020h	LCDM ≥ 020h

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

input/output schematic (continued)

port P4, P4.6, input/output with Schmitt trigger




Signal from or to ADC12

PnSEL.x	PnDIR.x	Direction Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P4SEL.6	P4DIR.6	P4DIR.6	P4OUT.6	DVSS	P4IN.6	unused

DEVICE	PORT BITS	PORT FUNCTION	LCD SEG. FUNCTION
F43xIPN 80-pin QFP	P4.6	LCDM < 020h	LCDM ≥ 020h

input/output schematic (continued)

port P4, P4.7, input/output with Schmitt trigger



Signal from or to ADC12

PnSel.x	PnDIR.x	Direction Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P4Sel.7	P4DIR.7	P4DIR.7	P4OUT.7	DV _{SS}	P4IN.7	Unused


DEVICE	PORT BITS	PORT FUNCTION	LCD SEG. FUNCTION
F43xIPN 80-pin QFP	P4.7	LCDM < 020h	LCDM ≥ 020h

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

input/output schematic (continued)

port P5, P5.0, input/output with Schmitt trigger




Signal from or to ADC12

PnSEL.x	PnDIR.x	Direction Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P5SEL.0	P5DIR.0	P5DIR.0	P5OUT.0	DVSS	P5IN.0	unused

DEVICE	PORT BITS	PORT FUNCTION	LCD SEG. FUNCTION
F43xIPN 80-pin QFP	P5.0	LCDM < 020h	LCDM ≥ 020h

input/output schematic (continued)

port P5, P5.1, input/output with Schmitt trigger



Signal from or to ADC12

Function	Description	P5SEL.1	LCDM
ADC12	Channel 12, A12	1	X
LCD	Segment S0, initial state	0	≥ 20h
Port	P5.1	0	< 20h


PnSEL.x	PnDIR.x	Dir. Control from Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	Segment	Port/LCD
P5SEL.1	P5DIR.1	P5DIR.1	P5OUT.1	DVSS	P5IN.1	Unused	S0	0: LCDM < 20h

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

input/output schematic (continued)

port P5, P5.2 to P5.4, input/output with Schmitt trigger




Note: $2 \leq x \leq 4$

PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	LCD signal	$\overline{\text{Port/LCD}}$
P5Sel.2	P5DIR.2	P5DIR.2	P5OUT.2	DVSS	P5IN.2	Unused	COM1	P5SEL.2
P5Sel.3	P5DIR.3	P5DIR.3	P5OUT.3	DVSS	P5IN.3	Unused	COM2	P5SEL.3
P5Sel.4	P5DIR.4	P5DIR.4	P5OUT.4	DVSS	P5IN.4	Unused	COM3	P5SEL.4

input/output schematic (continued)

port P5, P5.5 to P5.7, input/output with Schmitt trigger



Note: $5 \leq x \leq 7$


PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	LCD signal	Port/LCD
P5Sel.5	P5DIR.5	P5DIR.5	P5OUT.5	DVSS	P5IN.5	Unused	R13	P5SEL.5
P5Sel.6	P5DIR.6	P5DIR.6	P5OUT.6	DVSS	P5IN.6	Unused	R23	P5SEL.6
P5Sel.7	P5DIR.7	P5DIR.7	P5OUT.7	DVSS	P5IN.7	Unused	R33	P5SEL.7

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

input/output schematic (continued)

port P6, P6.0, P6.2, and P6.4, input/output with Schmitt trigger



† x = {0, 2, 4}


Signal from or to ADC12

PnSel.x	PnDIR.x	Dir. Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P6Sel.0	P6DIR.0	P6DIR.0	P6OUT.0	DV _{SS}	P6IN.0	unused
P6Sel.2	P6DIR.2	P6DIR.2	P6OUT.2	DV _{SS}	P6IN.2	unused
P6Sel.4	P6DIR.4	P6DIR.4	P6OUT.4	DV _{SS}	P6IN.4	unused

NOTE: The signal at pins P6.x/Ax is used by the 12-bit ADC module.

input/output schematic (continued)

port P6, P6.1, input/output with Schmitt trigger



Signal from or to ADC12

PnSel.x	PnDIR.x	Dir. Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P6Sel.1	P6DIR.1	P6DIR.1	P6OUT.1	DV _{SS}	P6IN.1	unused


NOTE: The signal at pins P6.x/Ax is used by the 12-bit ADC module.

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

input/output schematic (continued)

port P6, P6.3, input/output with Schmitt trigger




Signal from or to ADC12

PnSel.x	PnDIR.x	Dir. Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P6Sel.3	P6DIR.3	P6DIR.3	P6OUT.3	DV _{SS}	P6IN.3	unused

NOTE: The signal at pins P6.x/Ax is used by the 12-bit ADC module.

input/output schematic (continued)

port P6, P6.5, input/output with Schmitt trigger



Signal from or to ADC12

PnSel.x	PnDIR.x	Dir. Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P6Sel.5	P6DIR.5	P6DIR.5	P6OUT.5	DV _{SS}	P6IN.5	unused


NOTE: The signal at pins P6.x/Ax is used by the 12-bit ADC module.

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

input/output schematic (continued)

port P6, P6.6, input/output with Schmitt trigger




Signal from or to ADC12

PnSel.x	PnDIR.x	Dir. Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P6Sel.6	P6DIR.6	P6DIR.6	P6OUT.6	DV _{SS}	P6IN.6	unused

NOTE: The signal at pins P6.x/Ax is used by the 12-bit ADC module.

input/output schematic (continued)

port P6, P6.7, input/output with Schmitt trigger



Signal from or to ADC12

\$ Signal to SVS block, selected if VLD=15

* VLD control bits are located in SVS

PnSel.x	PnDIR.x	Dir. Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P6Sel.7	P6DIR.7	P6DIR.7	P6OUT.7	DV _{SS}	P6IN.7	unused

NOTE: The signal at pins P6.x/Ax is used by the 12-bit ADC module.


The signal at pin P6.7/A7/SVSIN is also connected to the input multiplexer in the module brownout/supply voltage supervisor.

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

input/output schematic (continued)

JTAG pins TMS, TCK, TDI/TCLK, TDO/TDI, input/output with Schmitt trigger or output



JTAG fuse check mode

MSP430 devices that have the fuse on the TDI/TCLK terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current ($I_{(TF)}$) of 1 mA at 3 V can flow from the TDI/TCLK pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption. Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if the TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current only flows when the fuse check mode is active and the TMS pin is in a low state (see Figure 21). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition). The JTAG pins are terminated internally and therefore do not require external termination.




Figure 21. Fuse Check Mode Current

MSP430F43x MIXED SIGNAL MICROCONTROLLER

SLAS713 - JUNE 2010

Revision History

Literature Number	Summary
SLAS713	Production Data release

NOTE: Page and figure numbers refer to the respective document revision.



Corrections to MSP430F438, MSP430F439 Data Sheet (SLAS713)

Document Being Updated: MSP430F438, MSP430F439 Mixed Signal Microcontroller

Literature Number Being Updated: SLAS713

Page	Change or Add
44	In both entries in the " $\overline{\text{Port}}/\text{LCD}$ " column of the table: 0: LCDM < 40h should be changed to 0: LCDPx < 02h.
45	In the top left of the figure: LCDM.5 should be changed to bit 0 of LCDPx , which is bit 5 of the LCDCTL register. LCDM.6 should be changed to bit 1 of LCDPx , which is bit 6 of the LCDCTL register. LCDM.7 should be changed to bit 2 of LCDPx , which is bit 7 of the LCDCTL register.
46	In the top left of the figure: LCDM.7 should be changed to bit 2 of LCDPx , which is bit 7 of the LCDCTL register.
47	In the table at the bottom of the page: LCDM < 020h should be changed to LCDPx < 01h. LCDM ≥ 020h should be changed to LCDPx ≥ 01h.
48	In the top left of the figure: LCDM ≥ 020h should be changed to LCDPx ≥ 01h. In the table at the bottom of the page: LCDM < 020h should be changed to LCDPx < 01h. LCDM ≥ 020h should be changed to LCDPx ≥ 01h.
49	In the top left of the figure: LCDM ≥ 020h should be changed to LCDPx ≥ 01h. In the table at the bottom of the page: LCDM < 020h should be changed to LCDPx < 01h. LCDM ≥ 020h should be changed to LCDPx ≥ 01h.
50	In the top left of the figure: LCDM ≥ 020h should be changed to LCDPx ≥ 01h In the table at the bottom of the page: LCDM < 020h should be changed to LCDPx < 01h. LCDM ≥ 020h should be changed to LCDPx ≥ 01h.
51	In the top left of the figure: LCDM ≥ 020h should be changed to LCDPx ≥ 01h. In the first table on the page: The LCDM column heading should be changed to LCDPx. ≥ 20h should be changed to ≥ 01h. < 20h should be changed to < 01h. In the " $\overline{\text{Port}}/\text{LCD}$ " column of the table on the bottom of the page: 0: LCDM < 20h should be changed to 0: LCDPx < 01h.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430F438IPN	ACTIVE	LQFP	PN	80	119	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F438	Samples
MSP430F438IPNR	ACTIVE	LQFP	PN	80	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F438	Samples
MSP430F439IPN	ACTIVE	LQFP	PN	80	119	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F439	Samples
MSP430F439IPNR	ACTIVE	LQFP	PN	80	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	M430F439	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F438IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2
MSP430F439IPNR	LQFP	PN	80	1000	330.0	24.4	15.0	15.0	2.1	20.0	24.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F438IPNR	LQFP	PN	80	1000	367.0	367.0	45.0
MSP430F439IPNR	LQFP	PN	80	1000	367.0	367.0	45.0


PN0080A



PACKAGE OUTLINE

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration MS-026.

EXAMPLE BOARD LAYOUT


PN0080A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X



SOLDER MASK DETAILS

4215166/A 08/2022

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
6. For more information, see Texas Instruments literature number SLMA004 (www.ti.com/lit/slma004).

EXAMPLE STENCIL DESIGN

PN0080A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:6X

4215166/A 08/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated