www.ti.com.cn

18 位,686kSPS,串口,微功耗,微型,真差分输入,逐次逼近寄存器 (SAR) 模数转换器

查询样片: ADS8883

特性

- 采样速率: 680kHz
- 无延迟输出
- 单极,真差分输入范围:
 - -V_{REF}至 +V_{REF}
- 宽共模电压范围:

0V 至 **V**_{REF}, 共模抑制比 **(CMRR) 90dB** (最小值)

- SPI™兼容串行接口,此接口具有 菊花链选项
- 出色的交流和直流性能:
 - 信噪比 (SNR): 100dB, THD: -115dB
 - INL: ±1.5 LSB (典型值), ±3.0 LSB (最大值)
 - DNL: +1.5 和 -1 LSB(最大值), 18 位 NMC
- 宽运行范围:
 - AVDD: 2.7V 至 3.6V
 - DVDD: 1.65V 至 3.6V (与 AVDD 无关)
 - REF: 2.5V 至 5V (与 AVDD 无关)
 - 工作温度: -40°C 至 +85°C
- 低功率耗散:
 - 680kSPS 时为 4.2mW
 - 100kSPS 时为 0.6mW
 - 10kSPS 时为 60µW
- 断电电流 (AVDD): 50nA
- 满量程阶跃稳定至 18 位: 540ns
- 封装: 微型小外形封装 (MSOP)-10 和 小外形尺寸

无引线 (SON)-10 封装 应用范围

- 自动测试设备 (ATE)
- 仪表和处理卡
- 精密医疗设备
- 低功耗、电池供电类仪器

说明

ADS8883 是一款 18 位,680kSPS,真差分输入,模数转换器 (ADC)。 此器件以 2.5V 至 5V 的外部基准运行,从而在无需额外的信号调节情况下提供宽信号范围。 此基准电压设置独立于,并且可超过,模拟电源电压 (AVDD)。

此器件提供一个 SPI 兼容串口,此串口也支持菊花链操作以实现多个器件级联。一个可选的繁忙指示器位可轻松实现与数字主机的同步。

此器件支持单极、真差分模拟输入信号,此信号的差分输入摆幅为 - V_{REF} 至 + V_{REF} 。 这个真差分模拟输入结构允许 0V 至 + V_{REF} 范围内的任一共模电压值(当两个输入都在 -0.1V 至 V_{REF}

+0.1V 的运行输入范围内时)。

器件运行针对极低功耗运行进行了优化。 功耗直接与速度成比例。 这个特性使得 ADS8883 非常适合于低速应用。


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TINA is a trademark of Texas Instruments Inc..

SPI is a trademark of Motorola Inc.

All other trademarks are the property of their respective owners.





www.ti.com.cn



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

FAMILY INFORMATION⁽¹⁾

THROUGHPUT	18-BIT, TRUE-DIFFERENTIAL	16-BIT, SINGLE-ENDED	16-BIT, TRUE-DIFFERENTIAL
100 kSPS	ADS8887	ADS8866	ADS8867
250 kSPS	_	_	_
400 kSPS	ADS8885	ADS8864	ADS8865
500 kSPS	500 kSPS —		ADS8318 ⁽²⁾
680 kSPS	ADS8883	ADS8862	ADS8863
1 MSPS	1 MSPS ADS8881		ADS8861

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

	VALUE		
	MIN	MAX	UNIT
AINP to GND or AINN to GND	-0.3	REF + 0.3	V
AVDD to GND or DVDD to GND	-0.3	4	V
REF to GND	-0.3	5.7	V
Digital input voltage to GND	-0.3	DVDD + 0.3	V
Digital output to GND	-0.3	DVDD + 0.3	V
Operating temperature range, T _A	-40	+85	°C
Storage temperature range, T _{stg}	-65	+150	°C

⁽¹⁾ Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *electrical characteristics* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		ADS	ADS8883		
	THERMAL METRIC ⁽¹⁾	DGS	DRC	UNITS	
		10 PINS	10 PINS		
θ_{JA}	Junction-to-ambient thermal resistance	151.9	111.1		
θ_{JCtop}	Junction-to-case (top) thermal resistance	45.4	46.4		
θ_{JB}	Junction-to-board thermal resistance	72.2	45.9	°C/W	
ΨЈТ	Junction-to-top characterization parameter	3.3	3.5	*C/vv	
ΨЈВ	Junction-to-board characterization parameter	70.9	45.5		
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	N/A		

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ Pin-to-pin compatible device with AVDD = 5 V.



ELECTRICAL CHARACTERISTICS

All minimum and maximum specifications are at $T_A = -40^{\circ}\text{C}$ to +85°C, AVDD = 3 V, DVDD = 3 V, $V_{REF} = 5$ V, $V_{CM} = V_{REF}$ / 2 V, and $f_{SAMPLE} = 680$ kSPS, unless otherwise noted. Typical specifications are at $T_A = +25^{\circ}\text{C}$, AVDD = 3 V, and DVDD = 3 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALO	G INPUT					
	Full-scale input span ⁽¹⁾⁽²⁾	AINP – AINN	-V _{REF}		V_{REF}	V
	Operating input range (1)(2)	AINP	-0.1		V _{REF} + 0.1	V
	Operating input range ****-	AINN	-0.1		V _{REF} + 0.1	V
V_{CM}	Input common-mode range		0	V _{REF} / 2	V_{REF}	V
Cı	Input capacitance	AINP and AINN terminal to GND		59		pF
	Input leakage current	During acquisition for dc input		5		nA
SYSTE	M PERFORMANCE					
	Resolution			18		Bits
NMC	No missing codes		18			Bits
DNL	Differential linearity		-0.99	±0.7	1.5	LSB(3)
INL	Integral linearity (4)		-3	±1.5	3	LSB ⁽³⁾
Eo	Offset error ⁽⁵⁾		-4	±1	4	mV
	Offset error drift with temperature			±1.5		μV/°C
E _G	Gain error		-0.01	±0.005	0.01	%FSR
	Gain error drift with temperature			±0.15		ppm/°C
CMRR	Common-mode rejection ratio	With common-mode input signal = 5 V _{PP} at dc	90	100		dB
PSRR	Power-supply rejection ratio	At mid-code		80		dB
	Transition noise			0.7		LSB
SAMPL	ING DYNAMICS					
t _{conv}	Conversion time		500		930	ns
t _{ACQ}	Acquisition time		540			ns
	Maximum throughput rate with or without latency				680	kHz
	Aperture delay			4		ns
	Aperture jitter, RMS			5		ps
	Step response	Settling to 18-bit accuracy		540		ns
	Overvoltage recovery	Settling to 18-bit accuracy		540		ns

Ideal input span, does not include gain or offset error. Specified for $V_{CM} = V_{REF} / 2$. Refer to the *Analog Input* section for the effect of V_{CM} on the full-scale input range. LSB = least significant bit.

This parameter is the endpoint INL, not best-fit.

Measured relative to actual measured reference.



All minimum and maximum specifications are at $T_A = -40^{\circ}C$ to +85°C, AVDD = 3 V, DVDD = 3 V, $V_{REF} = 5$ V, $V_{CM} = V_{REF}$ / 2 V, and $f_{SAMPLE} = 680$ kSPS, unless otherwise noted. Typical specifications are at $T_A = +25^{\circ}C$, AVDD = 3 V, and DVDD = 3 V.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DYNAM	IC CHARACTERISTIC	cs		1		-	
			At 1 kHz, V _{REF} = 5 V	98	99.9		dB
SINAD	INAD Signal-to-noise + distortion (6)		At 10 kHz, V _{REF} = 5 V		98.7		dB
			At 100 kHz, V _{REF} = 5 V		93.3		dB
			At 1 kHz, V _{REF} = 5 V	98.5	100		dB
SNR	Signal-to-noise ratio	6)	At 10 kHz, V _{REF} = 5 V		99.5		dB
			At 100 kHz, V _{REF} = 5 V		93.5		dB
			At 1 kHz, V _{REF} = 5 V		-115		dB
THD	Total harmonic disto	rtion (6) (7)	At 10 kHz, V _{REF} = 5 V		-112		dB
			At , V _{REF} = 5 V		-102		dB
			At 1 kHz, V _{REF} = 5 V		115		dB
SFDR	Spurious-free dynam	ic range (6)	At 10 kHz, V _{REF} = 5 V		112		dB
			At 100 kHz, V _{REF} = 5 V		102		dB
BW _{-3dB}	-3-dB small-signal b	andwidth			30		MHz
EXTERI	NAL REFERENCE IN	PUT		1		"	
V_{REF}	Input range			2.5		5	V
	Reference input curr	ent	During conversion, 680-kHz sample rate, mid-code		160		μA
	Reference leakage current				250		nA
C _{REF}	Decoupling capacitor at the REF input			10	22		μF
POWER	-SUPPLY REQUIREN	MENTS				<u> </u>	
	Power-supply	AVDD	Analog supply	2.7	3	3.6	V
	voltage	DVDD	Digital supply range	1.65	1.8	3.6	V
	Supply current	AVDD	680-kHz sample rate, AVDD = 3 V		1.4	1.8	mA
			680-kHz sample rate, AVDD = 3 V		4.2	5.4	mW
P_{VA}	Power dissipation		100-kHz sample rate, AVDD = 3 V		0.6		mW
			10-kHz sample rate, AVDD = 3 V		60		μW
IA _{PD}	Device power-down	current ⁽⁸⁾			50		nA
DIGITA	L INPUTS: LOGIC FA	MILY (CMOS)			·	
V	Libert Level Computer alte		1.65 V < DVDD < 2.3 V	0.8 × DVDD		DVDD + 0.3	V
V_{IH}	High-level input voltage		2.3 V < DVDD < 3.6 V	0.7 × DVDD		DVDD + 0.3	V
.,	1 . 1 . 12		1.65 V < DVDD < 2.3 V	-0.3		0.2 × DVDD	V
V _{IL}	V _{IL} Low-level input voltage		2.3 V < DVDD < 3.6 V	-0.3		0.3 × DVDD	V
I _{LK}	K Digital input leakage current				±10	±100	nA
DIGITA	L OUTPUTS: LOGIC I	FAMILY (CMC	OS)	*			
V _{OH}	High-level output vol	tage	$I_O = 500$ -µA source, $C_{LOAD} = 20$ pF	0.8 × DVDD		DVDD	V
V _{OL}	Low-level output volt	age	$I_{O} = 500 \text{-} \mu \text{A sink}, C_{LOAD} = 20 \text{ pF}$	0		0.2 × DVDD	V
TEMPE	RATURE RANGE		•	1		<u>'</u>	
T _A	Operating free-air ter	mperature		-40		+85	°C

All specifications expressed in decibels (dB) refer to the full-scale input (FSR) and are tested with an input signal 0.5 dB below full-scale, unless otherwise specified.

Calculated on the first nine harmonics of the input frequency.

The device automatically enters a power-down state at the end of every conversion, and remains in power-down during the acquisition phase.



TIMING CHARACTERISTICS

3-WIRE OPERATION




Figure 1. 3-Wire Operation: CONVST Functions as Chip Select

NOTE

Figure 1 shows the timing diagram for the 3-Wire CS Mode Without a Busy Indicator interface option. However, the timing parameters specified in Table 1 are also applicable for the 3-Wire CS Mode With a Busy Indicator interface option, unless otherwise specified. Refer to the Digital Interface section for specific details for each interface option.

Table 1. TIMING REQUIREMENTS: 3-Wire Operation⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
t _{ACQ}	Acquisition time	540			ns
t _{conv}	Conversion time	500		930	ns
1/f _{sample}	Time between conversions	1470			ns
t _{wh-CNV}	Pulse duration: CONVST high	10			ns
f _{SCLK}	SCLK frequency			36	MHz
t _{SCLK}	SCLK period	27.8			ns
t _{clkl}	SCLK low time	0.45		0.55	t _{SCLK}
t _{clkh}	SCLK high time	0.45		0.55	t _{SCLK}
t _{h-CK-DO}	SCLK falling edge to current data invalid	3			ns
t _{d-CK-DO}	SCLK falling edge to next data valid delay			13.4	ns
t _{d-CNV-DO}	Enable time: CONVST low to MSB valid			12.3	ns
t _{d-CNV-DOhz}	Disable time: CONVST high or last SCLK falling edge to DOUT 3-state (CS mode)			13.2	ns
t _{quiet}	Quiet time	20			ns

⁽¹⁾ All specifications are at $T_A = -40$ °C to +85°C, AVDD = 3 V, and DVDD = 3 V, unless otherwise noted.



4-WIRE OPERATION




Figure 2. 4-Wire Operation: DIN Functions as Chip Select

NOTE

Figure 2 shows the timing diagram for the 4-Wire CS Mode Without a Busy Indicator interface option. However, the timing parameters specified in Table 2 are also applicable for the 4-Wire CS Mode With a Busy Indicator interface option, unless otherwise specified. Refer to the Digital Interface section for specific details for each interface option.

Table 2. TIMING REQUIREMENTS: 4-Wire Operation⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
t _{ACQ}	Acquisition time	540			ns
t _{conv}	Conversion time	500		930	ns
1/f _{sample}	Time between conversions	1470			ns
t _{wh-DI}	Pulse duration: DIN high	10			ns
t _{wl-CNV}	Pulse width: CONVST low	20			ns
t _{d-DI-DO}	Delay time: DIN low to MSB valid			12.3	ns
t _{d-DI-DOhz}	Delay time: DIN high or last SCLK falling edge to DOUT 3-state			13.2	ns
t _{su-DI-CNV}	Setup time: DIN high to CONVST rising edge	7.5			ns
t _{h-DI-CNV}	Hold time: DIN high from CONVST rising edge (see Figure 63)	0			ns

⁽¹⁾ All specifications are at $T_A = -40$ °C to +85°C, AVDD = 3 V, and DVDD = 3 V, unless otherwise noted.



DAISY-CHAIN OPERATION




Figure 3. Daisy-Chain Operation: Two Devices

NOTE

Figure 3 shows the timing diagram for the *Daisy-Chain Mode Without a Busy Indicator* interface option. However, the timing parameters specified in Table 3 are also applicable for the *Daisy-Chain Mode With a Busy Indicator* interface option, unless otherwise specified. Refer to the *Digital Interface* section for specific details for each interface option.

Table 3. TIMING REQUIREMENTS: Daisy-Chain⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
t _{ACQ}	Acquisition time	540			ns
t _{conv}	Conversion time	500		930	ns
1/f _{sample}	Time between conversions	1470			ns
t _{su-CK-CNV}	Setup time: SCLK valid to CONVST rising edge	5			ns
t _{h-CK-CNV}	Hold time: SCLK valid from CONVST rising edge	5			ns
t _{su-DI-CNV}	Setup time: DIN low to CONVST rising edge (see Figure 2)	7.5			ns
t _{h-DI-CNV}	Hold time: DIN low from CONVST rising edge (see Figure 63)	0			ns
t _{su-DI-CK}	Setup time: DIN valid to SCLK falling edge	1.5			ns

⁽¹⁾ All specifications are at $T_A = -40$ °C to +85°C, AVDD = 3 V, and DVDD = 3 V, unless otherwise noted.



EQUIVALENT CIRCUITS




Figure 4. Load Circuit for Digital Interface Timing





Figure 5. Voltage Levels for Timing



PIN CONFIGURATIONS



PIN ASSIGNMENTS

PIN NAME	PIN NUMBER	FUNCTION	DESCRIPTION
AINN	4	Analog input	Inverting analog signal input
AINP	3	Analog input	Noninverting analog signal input
AVDD	2	Analog	Analog power supply. This pin must be decoupled to GND with a 1-µF capacitor.
CONVST	6	Digital input	Convert input. This pin also functions as the $\overline{\text{CS}}$ input in 3-wire interface mode. Refer to the Description and Timing Characteristics sections for more details.
DIN	9	Digital input	Serial data input. The DIN level at the start of a conversion selects the mode of operation (such as $\overline{\text{CS}}$ or daisy-chain mode). This pin also serves as the $\overline{\text{CS}}$ input in 4-wire interface mode. Refer to the <i>Description</i> and <i>Timing Characteristics</i> sections for more details.
DOUT	7	Digital output	Serial data output
DVDD	10	Power supply	Digital interface power supply. This pin must be decoupled to GND with a 1-µF capacitor.
GND	5	Analog, digital	Device ground. Note that this pin is a common ground pin for both the analog power supply (AVDD) and digital I/O supply (DVDD). The reference return line is also internally connected to this pin.
REF	1	Analog	Positive reference input. This pin must be decoupled with a 10-µF or larger capacitor.
SCLK	8	Digital input	Clock input for serial interface. Data output (on DOUT) are synchronized with this clock.
Thermal pad	_	Thermal pad	Exposed thermal pad. Texas Instruments recommends connecting the thermal pad to the printed circuit board (PCB) ground.



TYPICAL CHARACTERISTICS




Figure 6. TYPICAL INL (V_{REF} = 2.5 V)




Figure 7. TYPICAL DNL ($V_{REF} = 2.5 \text{ V}$)




Figure 8. TYPICAL INL $(V_{REF} = 5 V)$




Figure 9. TYPICAL DNL (V_{REF} = 5 V)




Figure 10. INL vs TEMPERATURE




Figure 11. DNL vs TEMPERATURE






Figure 12. INL vs REFERENCE VOLTAGE




Figure 13. DNL vs REFERENCE VOLTAGE




Figure 14. DC INPUT HISTOGRAM ($V_{REF} = 2.5 \text{ V}$)




Figure 15. DC INPUT HISTOGRAM ($V_{REF} = 5 \text{ V}$)




Figure 16. TYPICAL FFT ($V_{REF} = 2.5 \text{ V}$)




Figure 17. TYPICAL FFT ($V_{REF} = 5 \text{ V}$)






Figure 18. SNR vs REFERENCE VOLTAGE




Figure 19. SINAD vs REFERENCE VOLTAGE




Figure 20. ENOB vs REFERENCE VOLTAGE




Figure 21. THD vs REFERENCE VOLTAGE




Figure 22. SFDR vs REFERENCE VOLTAGE




Figure 23. SNR vs TEMPERATURE






Figure 24. SINAD vs TEMPERATURE




Figure 25. ENOB vs TEMPERATURE




Figure 26. THD vs TEMPERATURE




Figure 27. SFDR vs TEMPERATURE




Figure 28. SNR vs INPUT FREQUENCY




Figure 29. SINAD vs INPUT FREQUENCY






Figure 30. ENOB vs INPUT FREQUENCY




Figure 31. THD vs INPUT FREQUENCY




Figure 32. SFDR vs INPUT FREQUENCY




Figure 33. SUPPLY CURRENT vs TEMPERATURE




Figure 34. POWER CONSUMPTION vs TEMPERATURE




Figure 35. SUPPLY CURRENT vs THROUGHPUT






Figure 36. POWER CONSUMPTION vs THROUGHPUT




Figure 37. POWER-DOWN CURRENT vs TEMPERATURE




Figure 38. OFFSET vs TEMPERATURE




Figure 39. GAIN ERROR vs TEMPERATURE




Figure 40. CMRR vs INPUT FREQUENCY





Figure 41. TYPICAL DISTRIBUTION OF GAIN ERROR





16000 AVDD = 3 V 14000 REF = 5 V $T_A = 25^{\circ}C$ 12000 15000 Devices 10000 8000 6000 4000 2000 0 -1.0 -0.5 0.0 0.5 1.0 1.5 Differential Nonlinearity Min and Max (LSB)

Figure 42. TYPICAL DISTRIBUTION OF OFFSET ERROR

Figure 43. TYPICAL DISTRIBUTION OF DIFFERENTIAL NONLINEARITY (Minimum and Maximum)




Figure 44. TYPICAL DISTRIBUTION OF INTEGRAL NONLINEARITY (Minimum and Maximum)



OVERVIEW

The ADS8883 is a high-speed, successive approximation register (SAR), analog-to-digital converter (ADC) from a 16- and 18-bit product family. This compact device features high performance. Power consumption is inherently low and scales linearly with sampling speed. The architecture is based on charge redistribution, which inherently includes a sample-and-hold (S/H) function.

The ADS8883 supports a true-differential analog input across two pins (INP and INN). When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both the INP and INN inputs are disconnected from the internal circuit.

The ADS8883 uses an internal clock to perform conversions. The device reconnects the sampling capacitors to the INP and INN pins after conversion and then enters an acquisition phase. During the acquisition phase, the device is powered down and the conversion result can be read.

The device digital output is available in SPI-compatible format, which makes interfacing with microprocessors, digital signal processors (DSPs), or field-programmable gate arrays (FPGAs) easy.

ANALOG INPUT

As shown in Figure 45, the device features a differential analog input. Both positive and negative inputs are individually sampled on 55-pF sampling capacitors and the device converts for the voltage difference between the two sampled values: $V_{INP} - V_{INN}$.




Figure 45. Detailed Block Diagram



Most differential input SAR ADCs prohibit the input common-mode voltage, V_{CM} (that is, the average voltage between the inputs), at AINP or AINM from varying more than approximately 10% beyond the mid-scale input value. As shown in Figure 46, the device has a unique common-mode voltage detection and rejection block that does not have this restriction and thus allows V_{CM} to be set to any value between 0 V and V_{REF} without degrading device performance.




Figure 46. Conceptual Diagram: True Differential Input Structure

Table 4 shows the full-scale input range of the device as a function of input common-mode voltage. The device offers a maximum dynamic range for $V_{CM} = V_{REF} / 2$. The differential input with wide common-mode range allows connecting differential signals from sensors without any signal conditioning.

Table 4. Full-Scale Input Range

V	ABSOLUTE II	NPUT RANGE	FILL SCALE INDUT DANCE (V.)
V _{CM}	V _{AINP}	V _{AINN}	FULL SCALE INPUT RANGE (V _{FS})
$V_{CM} < V_{REF} / 2$	0 to 2 × V _{CM}	0 to 2 x V _{CM}	$(-2 \times V_{CM})$ to $(2 \times V_{CM})$
$V_{CM} = V_{REF} / 2$	0 to V _{REF}	0 to V _{REF}	(–V _{REF}) to (V _{REF})
$V_{CM} > V_{REF} / 2$	$(2 \times V_{CM} - V_{REF})$ to V_{REF}	$(2 \times V_{CM} - V_{REF})$ to V_{REF}	$(-2 \times (V_{CM} - V_{REF}))$ to $(2 \times (V_{CM} - V_{REF}))$

Figure 47 shows an equivalent circuit of the input sampling stage. The sampling switch is represented by a 96- Ω resistance in series with the ideal switch. Refer to the *ADC Input Driver* section for more details on the recommended driving circuits.




Figure 47. Input Sampling Stage Equivalent Circuit

Figure 45 and Figure 47 illustrate electrostatic discharge (ESD) protection diodes to REF and GND from both analog inputs. Make sure that these diodes do not turn on by keeping the analog inputs within the specified range.



REFERENCE

The device operates with an external reference voltage and switches binary-weighted capacitors onto the reference terminal (REF pin) during the conversion process. The switching frequency is proportional to the internal conversion clock frequency but the dynamic charge requirements are a function of the absolute value of the input voltage and reference voltage. This dynamic load must be supported by a reference driver circuit without degrading the noise and linearity performance of the device. During the acquisition process, the device automatically powers down and does not take any dynamic current from the external reference source. The basic circuit diagram for such a reference driver circuit for precision ADCs is shown in Figure 48. Refer to the ADC Reference Driver section for more details on the application circuits.




Figure 48. Reference Driver Schematic

CLOCK

The device uses an internal clock for conversion. Conversion duration may vary but is bounded by the minimum and maximum value of t_{conv} , as specified in the Timing Characteristics section. An external SCLK is only used for a serial data read operation. Data are read after a conversion completes and when the device is in acquisition phase for the next sample.



ADC TRANSFER FUNCTION

The ADS8883 is a unipolar, differential input device. The device output is in twos compliment format.

Figure 49 shows ideal characteristics for the device. The full-scale range for the ADC input (AINP - AINN) is equal to twice the reference input voltage to the ADC (2 \times V_{REF}). The LSB for the ADC is given by Equation 1.




Figure 49. Differential Transfer Characteristics

DIGITAL INTERFACE

The ADS8883 is a low pin-count device. However, the device offers six different options for interfacing with the digital host.

These options can be broadly classified as being either \overline{CS} mode (in either a 3- or 4-wire interface) or daisy-chain mode. The device operates in \overline{CS} mode if DIN is high at the CONVST rising edge. If DIN is low at the CONVST rising edge, or if DIN and CONVST are connected together, the device operates in daisy-chain mode. In both modes, the device can either operate with or without a busy indicator, where the busy indicator is a bit preceding the output data bits that can be used to interrupt the digital host and trigger the data transfer.

The 3-wire interface in \overline{CS} mode is useful for applications that need galvanic isolation on-board. The 4-wire interface in \overline{CS} mode allows the user to sample the analog input independent of the serial interface timing and, therefore, allows easier control of an individual device while having multiple, similar devices on-board. The daisy-chain mode is provided to hook multiple devices in a chain similar to a shift register and is useful in reducing component count and the number of signal traces on the board.

CS Mode

CS mode is selected if DIN is high at the CONVST rising edge. There are four different interface options available in this mode: 3-wire CS mode without a busy indicator, 3-wire CS mode with a busy indicator, 4-wire CS mode without a busy indicator, and 4-wire CS mode with a busy indicator. The following sections discuss these interface options in detail.



3-Wire CS Mode Without a Busy Indicator

This interface option is most useful when a single ADC is connected to an SPI-compatible digital host. In this interface option, DIN can be connected to DVDD and CONVST functions as $\overline{\text{CS}}$ (as shown in Figure 50). As shown in Figure 51, a CONVST rising edge forces DOUT to 3-state, samples the input signal, and causes the device to enter a conversion phase. Conversion is done with the internal clock and continues regardless of the state of CONVST. As a result, CONVST (functioning as $\overline{\text{CS}}$) can be pulled low after the start of the conversion to select other devices on the board. However, CONVST must return high before the minimum conversion time ($t_{\text{conv-min}}$) elapses and is held high until the maximum possible conversion time ($t_{\text{conv-max}}$) elapses. A high level on CONVST at the end of the conversion ensures the device does not generate a busy indicator.




Figure 50. Connection Diagram: 3-Wire CS Mode Without a Busy Indicator (DIN = 1)




Figure 51. Interface Timing Diagram: 3-Wire CS Mode Without a Busy Indicator (DIN = 1)

When conversion is complete, the device enters an acquisition phase and powers down. CONVST (functioning as $\overline{\text{CS}}$) can be brought low after the maximum conversion time ($t_{\text{conv-max}}$) elapses. On the CONVST falling edge, DOUT comes out of 3-state and the device outputs the MSB of the data. The lower data bits are output on subsequent SCLK falling edges. Data are valid on both SCLK edges. Data are valid on both edges of SCLK and can be captured on either edge. However, a digital host capturing data on the SCLK falling edge can achieve a faster reading rate (provided $t_{h_CK_DO}$ is acceptable). DOUT goes to 3-state after the 18th SCLK falling edge or when CONVST goes high, whichever occurs first.



3-Wire CS Mode With a Busy Indicator

This interface option is most useful when a single ADC is connected to an SPI-compatible digital host and an interrupt-driven data transfer is desired. In this interface option, DIN can be connected to DVDD and CONVST functions as $\overline{\text{CS}}$ (as shown in Figure 52). The pull-up resistor on the DOUT pin ensures that the $\overline{\text{IRQ}}$ pin of the digital host is held high when DOUT goes to 3-state. As shown in Figure 53, a CONVST rising edge forces DOUT to 3-state, samples the input signal, and causes the device to enter a conversion phase. Conversion is done with the internal clock and continues regardless of the state of CONVST. As a result, CONVST (functioning as $\overline{\text{CS}}$) can be pulled low after the start of the conversion to select other devices on the board. However, CONVST must be pulled low before the minimum conversion time ($t_{\text{conv-min}}$) elapses and must remain low until the maximum possible conversion time ($t_{\text{conv-max}}$) elapses. A low level on the CONVST input at the end of a conversion ensures the device generates a busy indicator.




Figure 52. Connection Diagram: 3-Wire CS Mode With a Busy Indicator




Figure 53. Interface Timing Diagram: 3-Wire CS Mode With a Busy Indicator (DIN = 1)

When conversion is complete, the device enters an acquisition phase and powers down, DOUT comes out of 3-state, and the device outputs a busy indicator bit (low level) on the DOUT pin. This configuration provides a high-to-low transition on the IRQ pin of the digital host. The data bits are clocked out, MSB first, on the subsequent SCLK falling edges. Data are valid on both SCLK edges. Data are valid on both edges of SCLK and can be captured on either edge. However, a digital host capturing data on the SCLK falling edge can achieve a faster reading rate (provided th_CK_DO is acceptable). DOUT goes to 3-state after the 19th SCLK falling edge or when CONVST goes high, whichever occurs first.



4-Wire CS Mode Without a Busy Indicator

This interface option is useful when one or more ADCs are connected to an SPI-compatible digital host. Figure 54 shows the connection diagram for single ADC, Figure 56 shows the connection diagram for two ADCs.




Figure 54. Connection Diagram: Single ADC with 4-Wire CS Mode Without a Busy Indicator

In this interface option, DIN is controlled by the digital host and functions as \overline{CS} . As shown in Figure 55, with DIN high, a CONVST rising edge selects \overline{CS} mode, forces DOUT to 3-state, samples the input signal, and causes the device to enter a conversion phase. In this interface option, CONVST must be held at a high level from the start of the conversion until all data bits are read. Conversion is done with the internal clock and continues regardless of the state of DIN. As a result, DIN (functioning as \overline{CS}) can be pulled low to select other devices on the board. However, DIN must be pulled high before the minimum conversion time ($t_{conv-min}$) elapses and remains high until the maximum possible conversion time ($t_{conv-max}$) elapses. A high level on DIN at the end of the conversion ensures the device does not generate a busy indicator.




Figure 55. Interface Timing Diagram: Single ADC with 4-Wire CS Mode Without a Busy Indicator



When conversion is complete, the device enters acquisition phase and powers down. DIN (functioning as $\overline{\text{CS}}$) can be brought low after the maximum conversion time ($t_{\text{conv-max}}$) elapses. On the DIN falling edge, DOUT comes out of 3-state and the device outputs the MSB of the data. The lower data bits are output on subsequent SCLK falling edges. Data are valid on both SCLK edges. Data are valid on both edges of SCLK and can be captured on either edge. However, a digital host capturing data on the SCLK falling edge can achieve a faster reading rate (provided $t_{\text{h_CK_DO}}$ is acceptable). DOUT goes to 3-state after the 18th SCLK falling edge or when DIN goes high, whichever occurs first.

As shown in Figure 56, multiple devices can be hooked together on the same data bus. In this case, as shown in Figure 57, the DIN of the second device (functioning as $\overline{\text{CS}}$ for the second device) can go low after the first device data are read and the DOUT of the first device is in 3-state.

Care must be taken so that CONVST and DIN are not both low together at any time during the cycle.




Figure 56. Connection Diagram: Two ADCs with 4-Wire CS Mode Without a Busy Indicator




Figure 57. Interface Timing Diagram: Two ADCs with 4-Wire CS Mode Without a Busy Indicator



4-Wire CS Mode With a Busy Indicator

This interface option is most useful when a single ADC is connected to an SPI-compatible digital host and an interrupt-driven data transfer is desired. In this interface option, the analog sample is least affected by clock jitter because the CONVST signal (used to sample the input) is independent of the data read operation. In this interface option, DIN is controlled by the digital host and functions as \overline{CS} (as shown in Figure 58). The pull-up resistor on the DOUT pin ensures that the \overline{IRQ} pin of the digital host is held high when DOUT goes to 3-state. As shown in Figure 59, when DIN is high, a CONVST rising edge selects \overline{CS} mode, forces DOUT to 3-state, samples the input signal, and causes the device to enter a conversion phase. In this interface option, CONVST must be held high from the start of the conversion until all data bits are read. Conversion is done with the internal clock and continues regardless of the state of DIN. As a result, DIN (acting as \overline{CS}) can be pulled low to select other devices on the board. However, DIN must be pulled low before the minimum conversion time ($t_{conv-min}$) elapses and remains low until the maximum possible conversion time ($t_{conv-max}$) elapses. A low level on the DIN input at the end of a conversion ensures the device generates a busy indicator.




Figure 58. Connection Diagram: 4-Wire CS Mode With a Busy Indicator




Figure 59. Interface Timing Diagram: 4-Wire CS Mode With a Busy Indicator

When conversion is complete, the device enters an acquisition phase and powers down, DOUT comes out of 3-state, and the device outputs a busy indicator bit (low level) on the DOUT pin. This configuration provides a high-to-low transition on the IRQ pin of the digital host. The data bits are clocked out, MSB first, on the subsequent SCLK falling edges. Data are valid on both SCLK edges. Data are valid on both edges of SCLK and can be captured on either edge. However, a digital host capturing data on the SCLK falling edge can achieve a faster reading rate (provided $t_{h_{CK}DO}$ is acceptable). DOUT goes to 3-state after the 19th SCLK falling edge or when DIN goes high, whichever occurs first. Care must be taken so that CONVST and DIN are not both low together at any time during the cycle.



DAISY-CHAIN MODE

Daisy-chain mode is selected if <u>DIN</u> is low at the time of a CONVST rising edge or if DIN and CONVST are connected together. Similar to CS mode, this mode features operation with or without a busy indicator. The following sections discuss these interface modes in detail.

Daisy-Chain Mode Without a Busy Indicator

This interface option is most useful in applications where multiple ADC devices are used but the digital host has limited interfacing capability. Figure 60 shows a connection diagram with *N* ADCs connected in the daisy-chain. The CONVST pins of all ADCs in the chain are connected together and are controlled by a single pin of the digital host. Similarly, the SCLK pins of all ADCs in the chain are connected together and are controlled by a single pin of the digital host. The DIN pin for ADC 1 is connected to GND. The DOUT pin of ADC 1 is connected to the DIN pin of ADC 2, and so on. The DOUT pin of the last ADC in the chain (ADC N) is connected to the SDI pin of the digital host.




Figure 60. Connection Diagram: Daisy-Chain Mode Without a Busy Indicator (DIN = 0)

As shown in Figure 61, the device DOUT pin is driven low when DIN and CONVST are low together. With DIN low, a CONVST rising edge selects daisy-chain mode, samples the analog input, and causes the device to enter a conversion phase. In this interface option, CONVST must remain high from the start of the conversion until all data bits are read. When started, the conversion continues regardless of the state of SCLK, however SCLK must be low at the CONVST rising edge so that the device does not generate a busy indicator at the end of the conversion.




Figure 61. Interface Timing Diagram: For Two devices in Daisy-Chain Mode Without a Busy Indicator



At the end of conversion, every ADC in the chain loads its own conversion result into the internal, 18-bit, shift register and also outputs the MSB bit of this conversion result on its own DOUT pin. All ADCs enter an acquisition phase and power-down. On every subsequent SCLK falling edge, the internal shift register of each ADC latches the data available on its DIN pin and shifts out the next bit of data on its DOUT pin. Therefore, the digital host receives the data of ADC N, followed by the data of ADC N–1, and so on (in MSB-first fashion). A total of 18 x N SCLK falling edges are required to capture the outputs of all N devices in the chain. Data are valid on both SCLK edges. Data are valid on both edges of SCLK and can be captured on either edge. However, a digital host capturing data on the SCLK falling edge can achieve a faster reading rate (provided $t_{h_CK_DO}$ is acceptable).

Daisy-Chain Mode With a Busy Indicator

This interface option is most useful in applications where multiple ADC devices are used but the digital host has limited interfacing capability and an interrupt-driven data transfer is desired. Figure 62 shows a connection diagram with *N* ADCs connected in the daisy-chain. The CONVST pins of all ADCs in the chain are connected together and are controlled by a single pin of the digital host. Similarly, the SCLK pins of all ADCs in the chain are connected together and are controlled by a single pin of the digital host. The DIN pin for ADC 1 is connected to its CONVST. The DOUT pin of ADC 1 is connected to the DIN pin of ADC 2, and so on. The DOUT pin of the last ADC in the chain (ADC N) is connected to the SDI and IRQ pins of the digital host.




Figure 62. Connection Diagram: Daisy-Chain Mode With a Busy Indicator (DIN = 0)



As shown in Figure 63, the device DOUT pin is driven low when DIN and CONVST are low together. A CONVST rising edge selects daisy-chain mode, samples the analog input, and causes the device to enter a conversion phase. In this interface option, CONVST must remain high from the start of the conversion until all data bits are read. When started, the conversion continues regardless of the state of SCLK, however SCLK must be high at the CONVST rising edge so that the device generates a busy indicator at the end of the conversion.




Figure 63. Interface Timing Diagram: For Two Devices in Daisy-Chain Mode With a Busy Indicator

At the end of conversion, every ADC in the chain loads its own conversion result into the internal, 18-bit, shift register and also forces its DOUT pin high, thereby providing a low-to-high transition on the IRQ pin of the digital host. All ADCs enter an acquisition phase and power-down. On every subsequent SCLK falling edge, the internal shift register of each ADC latches the data available on its DIN pin and shifts out the next bit of data on its DOUT pin. Therefore, the digital host receives the interrupt signal followed by the data of ADC N followed by the data of ADC N-1, and so on (in MSB-first fashion). A total of $(18 \times N) + 1$ SCLK falling edges are required to capture the outputs of all N devices in the chain. Data are valid on both edges of SCLK and can be captured on either edge. However, a digital host capturing data on the SCLK falling edge can achieve a faster reading rate (provided $t_{h_{-}CK_{-}DO}$ is acceptable). Note that the busy indicator bits of ADC 1 to ADC N-1 do not propagate to the next device in the chain.

POWER SUPPLY

The device has two separate power supplies: AVDD and DVDD. The internal circuits of the device operate on AVDD; DVDD is used for the digital interface. AVDD and DVDD can be independently set to any value within the permissible range.

Decouple the AVDD and DVDD pins with GND, using individual $1-\mu F$ decoupling capacitors placed in close proximity to the pin, as shown in Figure 64.




Figure 64. Supply Decoupling



POWER SAVING

The device has an auto power-down feature that powers down the internal circuitry at the end of every conversion. Referring to Figure 65, the input signal is acquired on the sampling capacitors when the device is in a power-down state (t_{acq}) ; at the same time, the result for the previous conversion is available for reading. The device powers up on the start of the next conversion. During conversion phase (t_{conv}) , the device also consumes current from the reference source (connected to pin REF).




Figure 65. Power Scaling with Throughput

The conversion time, t_{conv} , is independent of the SCLK frequency. When operating the device at speeds lower than the maximum rated throughput, the conversion time, t_{conv} , does not change; the device spends more time in power-down state. Therefore, as shown in Figure 66, the device power consumption from the AVDD supply and the external reference source is directly proportional to the speed of operation. Extremely low AVDD power-down current (50 nA, typical) and extremely low external reference leakage current (250 nA, typical), make this device ideal for very low throughput applications (such as pulsed measurements).




Figure 66. Power Scaling with Throughput



APPLICATION INFORMATION

The two primary circuits required to maximize the performance of a high-precision, successive approximation register (SAR), analog-to-digital converter (ADC) are the input driver and the reference driver circuits. This section details some general principles for designing these circuits, followed by some application circuits designed using the ADS8883.

ADC REFERENCE DRIVER

The external reference source to the ADS8883 must provide low-drift and very accurate voltage for the ADC reference input and support the dynamic charge requirements without affecting the noise and linearity performance of the device. The output broadband noise of most references can be in the order of a few 100 μ V_{RMS}. Therefore, to prevent any degradation in the noise performance of the ADC, the output of the voltage reference must be appropriately filtered by using a low-pass filter with a cutoff frequency of a few hundred Hertz.

After band-limiting the noise of the reference circuit, the next important step is to design a reference buffer that can drive the dynamic load posed by the reference input of the ADC. The reference buffer must regulate the voltage at the reference pin such that the value of V_{REF} stays within the 1-LSB error at the start of each conversion. This condition necessitates the use of a large capacitor, C_{BUF_FLT} (refer to Figure 48) for regulating the voltage at the reference input of the ADC. The amplifier selected to drive the reference pin should have an extremely low offset and temperature drift with a low output impedance to drive the capacitor at the ADC reference pin without any stability issues.

Reference Driver Circuit for V_{REF} = 4.5 V

The application circuit in Figure 67 shows the schematic of a complete reference driver circuit that generates a voltage of 4.5 V dc using a single 5-V supply. This circuit is suitable to drive the reference of the ADS8883 at higher sampling rates up to 680 kSPS. The 4.5-V reference voltage in this design is generated by the high-precision, low-noise REF5045 circuit. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 160 Hz.




Figure 67. Schematic of Reference Driver Circuit with $V_{REF} = 4.5 \text{ V}$

The reference buffer is designed with the THS4281 and OPA333 in a composite architecture to achieve superior dc and ac performance at a reduced power consumption, compared to using a single high-performance amplifier. The THS4281 is a high-bandwidth amplifier with a very low output impedance of 1 Ω at a frequency of 1 MHz. The low output impedance makes the THS4281 a good choice for driving a high capacitive load to regulate the voltage at the reference input of the ADC. The high offset and drift specifications of the THS4281 are corrected by using a dc-correcting amplifier (OPA333) inside the feedback loop. The composite scheme inherits the extremely low offset and temperature drift specifications of the OPA333.



For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, using a similar device, refer to 18-Bit Data Acquisition (DAQ) Block Optimized for 1-µs Full-Scale Step Response (SLAU512).



Reference Driver Circuit for V_{REF} = 2.5 V in Ultralow Power, Lower Throughput Applications

The application circuit in Figure 68 shows the schematic of a complete reference driver circuit that generates a voltage of 2.5 V dc using a single 3.3-V supply. This ultralow power reference block is suitable to drive the ADS8883 for power-sensitive applications at a relatively lower throughput. This design uses the high-precision REF3325 circuit that provides an accurate 2.5-V reference voltage at an extremely low quiescent current of 5 μ A. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 16 Hz.




Figure 68. Schematic of Reference Driver Circuit with $V_{REF} = 2.5 \text{ V DC}$

The reference buffer is designed using the low-power OPA333 that can operate from a 3.3-V supply at an extremely low quiescent current of 28 μ A. The wideband noise contribution from the amplifier is limited by a low-pass filter of a cutoff frequency equal to 1.5 kHz, formed by a 4.7- Ω resistor in combination with a 22- μ F capacitor. The 4.7- Ω series resistor creates an additional drop in the reference voltage, which is corrected by a dual-feedback configuration.



For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, using a similar device, refer to 18-Bit, 10kSPS Data Acquisition (DAQ) Block Optimized for Ultra Low Power < 1mW (SLAU514).



ADC INPUT DRIVER

The input driver circuit for a high-precision ADC mainly consists of two parts: a driving amplifier and a fly-wheel RC filter. The amplifier is used for signal conditioning of the input voltage and its low output impedance provides a buffer between the signal source and the switched capacitor inputs of the ADC. The RC filter helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC and functions as an antialiasing filter to band-limit the wideband noise contributed by the front-end circuit. Careful design of the front-end circuit is critical to meet the linearity and noise performance of a high-precision, 18-bit ADC such as the ADS8883.

Input Amplifier Selection

Selection criteria for the input amplifiers is highly dependent on the input signal type as well as the performance goals of the data acquisition system. Some key amplifier specifications to consider while selecting an appropriate amplifier to drive the inputs of the ADC are:

• Small-signal bandwidth. Select the small-signal bandwidth of the input amplifiers to be as high as possible after meeting the power budget of the system. Higher bandwidth reduces the closed-loop output impedance of the amplifier, thus allowing the amplifier to more easily drive the low cutoff frequency RC filter (refer to the Antialiasing Filter section) at the inputs of the ADC. Higher bandwidth also minimizes the harmonic distortion at higher input frequencies. In order to maintain the overall stability of the input driver circuit, the amplifier bandwidth should be selected as described in Equation 2:

Unity – Gain Bandwidth
$$\geq 4 \times \left(\frac{1}{2\pi \times R_{FLT} \times C_{FLT}}\right)$$
 (2)

Noise. Noise contribution of the front-end amplifiers should be as low as possible to prevent any degradation
in SNR performance of the system. As a rule of thumb, to ensure that the noise performance of the data
acquisition system is not limited by the front-end circuit, the total noise contribution from the front-end circuit
should be kept below 20% of the input-referred noise of the ADC. Noise from the input driver circuit is bandlimited by designing a low cutoff frequency RC filter, as explained in Equation 3.

$$N_G \times \sqrt{2} \times \sqrt{\left(\frac{V_{1_f-AMP_PP}}{6.6}\right)^2 + e_{n_RMS}^2 \times \frac{\pi}{2} \times f_{-3dB}} \quad \leq \quad \frac{1}{5} \times \frac{V_{REF}}{\sqrt{2}} \times 10^{-\left(\frac{SNR(dB)}{20}\right)}$$

where:

- V_{1 / f AMP PP} is the peak-to-peak flicker noise in μV_{RMS},
- e_{n RMS} is the amplifier broadband noise density in nV/√Hz,
- f_{-3dB} is the 3-dB bandwidth of the RC filter, and
- N_G is the noise gain of the front-end circuit, which is equal to '1' in a buffer configuration.
- Distortion. Both the ADC and the input driver introduce nonlinearity in a data acquisition block. As a rule of thumb, to ensure that the distortion performance of the data acquisition system is not limited by the front-end circuit, the distortion of the input driver should be at least 10 dB lower than the distortion of the ADC, as shown in Equation 4.

$$THD_{AMP} \leq THD_{ADC} - 10 (dB)$$
(4)

Settling Time. For dc signals with fast transients that are common in a multiplexed application, the input signal
must settle within an 18-bit accuracy at the device inputs during the acquisition time window. This condition is
critical to maintain the overall linearity performance of the ADC. Typically, the amplifier data sheets specify
the output settling performance only up to 0.1% to 0.001%, which may not be sufficient for the desired 18-bit
accuracy. Therefore, the settling behavior of the input driver should always be verified by TINA™-SPICE
simulations before selecting the amplifier.

(3)



Antialiasing Filter

Converting analog-to-digital signals requires sampling an input signal at a constant rate. Any higher frequency content in the input signal beyond half the sampling frequency is digitized and folded back into the low-frequency spectrum. This process is called *aliasing*. Therefore, an analog, antialiasing filter must be used to remove the harmonic content from the input signal before being sampled by the ADC. An antialiasing filter is designed as a low-pass, RC filter, for which the 3-dB bandwidth is optimized based on specific application requirements. For dc signals with fast transients (including multiplexed input signals), a high-bandwidth filter is designed to allow accurately settling the signal at the inputs of the ADC during the small acquisition time window. For ac signals, the filter bandwidth should be kept low to band-limit the noise fed into the input of the ADC, thereby increasing the signal-to-noise ratio (SNR) of the system.

Besides filtering the noise from the front-end drive circuitry, the RC filter also helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC. A differential capacitor, C_{FLT} , is connected across the inputs of the ADC (as shown in Figure 69). This capacitor helps reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitors during the acquisition process. As a rule of thumb, the value of this capacitor should be at least 10 times the specified value of the ADC sampling capacitance. For the ADS8883, the input sampling capacitance is equal to 59 pF, thus the value of C_{FLT} should be greater than 590 pF. The capacitor should be a COG- or NPO-type because these capacitor types have a high-Q, low-temperature coefficient, and stable electrical characteristics under varying voltages, frequency, and time.




Figure 69. Antialiasing Filter

Note that driving capacitive loads can degrade the phase margin of the input amplifiers, thus making the amplifier marginally unstable. To avoid amplifier stability issues, series isolation resistors (R_{FLT}) are used at the output of the amplifiers. A higher value of R_{FLT} is helpful from the amplifier stability perspective, but adds distortion as a result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance, input signal frequency, and input signal amplitude. Therefore, the selection of R_{FLT} requires balancing the stability and distortion of the design. For the ADS8883, TI recommends limiting the value of R_{FLT} to a maximum of 22 Ω in order to avoid any significant degradation in linearity performance. The tolerance of the selected resistors can be chosen as 1% because the use of a differential capacitor at the input balances the effects resulting from any resistor mismatch.

The input amplifier bandwidth should be much higher than the cutoff frequency of the antialiasing filter. TI strongly recommends performing a SPICE simulation to confirm that the amplifier has more than 40° phase margin with the selected filter. Simulation is critical because even with high-bandwidth amplifiers, some amplifiers might require more bandwidth than others to drive similar filters. If an amplifier has less than a 40° phase margin with $22-\Omega$ resistors, using a different amplifier with higher bandwidth or reducing the filter cutoff frequency with a larger differential capacitor is advisable.



APPLICATION CIRCUIT EXAMPLES

This section describes some common application circuits using the ADS8883. These data acquisition (DAQ) blocks are optimized for specific input types and performance requirements of the system. For simplicity, power-supply decoupling capacitors are not shown in these circuit diagrams; refer to the *Power Supply* section for suggested guidelines.

DAQ Circuit for a 1.5-µs, Full-Scale Step Response

The application circuit shown in Figure 70 is optimized for using the ADS8883 at the maximum-specified throughput of 680 kSPS for a full-scale step input voltage. Such step input signals are common in multiplexed applications when switching between different channels. In a worst-case scenario, one channel is at the negative full-scale (NFS) and the other channel is at the positive full-scale (PFS) voltage, in which case the step size is the full-scale range (FSR) of the ADC when the MUX channel is switched.

In such applications, the primary design requirement is to ensure that the full-scale step input signal settles to 18-bit accuracy at the ADC inputs. This condition is critical to achieve the excellent linearity specifications of the ADC. Therefore, the bandwidth of the antialiasing RC filter should be large enough to allow optimal settling of the input signal during the ADC acquisition time. The filter capacitor helps reduce the sampling charge injection at the ADC inputs, but degrades the phase margin of the driving amplifier, thereby leading to stability issues. Amplifier stability is maintained by the series isolation resistor. Therefore, the component values of the antialiasing filter should be carefully selected to meet the settling requirements of the system as well as to maintain the stability of the input driving amplifiers.

For the input driving amplifiers, key specifications include rail-to-rail input and output swing, high bandwidth, high slew rate, and fast settling time. The OPA350 CMOS amplifier meets all these specification requirements for this circuit with a single-supply and low quiescent current.




Figure 70. DAQ Circuit for 1.5-µs, Full-Scale Step Response



For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, using a similar device, refer to 18-Bit Data Acquisition (DAQ) Block Optimized for 1-µs Full-Scale Step Response (SLAU512).



Low-Power DAQ Circuit for Excellent Dynamic Performance at 680 kSPS

The application circuit shown in Figure 71 is optimized for using the ADS8883 at the maximum specified throughput of 680 kSPS for a full-scale sinusoidal signal of 10-kHz frequency. This circuit achieves excellent dynamic performance for the lowest power consumption. The differential ac input signal is processed through low-noise and low-power amplifiers configured as unity-gain buffers and a low-pass, RC filter before being fed into the ADC.

In such applications, the input driver must be low in power and noise as well as able to support rail-to-rail input and output swing with a single supply. A high amplifier bandwidth is also preferred to help attenuate high-frequency distortion. However, oftentimes bandwidth and noise are traded off with the power consumption of the amplifier. This circuit uses the OPA320 as the front-end driving amplifier because this device has a relatively low noise density of $7 \text{ nV/}\sqrt{\text{Hz}}$ for a maximum-specified quiescent current of 1.45 mA per channel.

The noise contribution from the front-end amplifier is band-limited by the 3-dB bandwidth of the RC filter, which is designed to be 1.65 MHz in this application. Again, the component values of the antialiasing filter are carefully selected to maintain the stability of the input driving amplifiers.




Figure 71. DAQ Circuit for Lowest Power and Excellent Dynamic Performance at 680 kSPS



For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, using a similar device, refer to 18-Bit, 1-MSPS Data Acquisition (DAQ) Block Optimized for Lowest Power (SLAU513).



DAQ Circuit for Lowest Distortion and Noise Performance at 680 kSPS

This section describes two application circuits (Figure 72 and Figure 73) that are optimized for using the ADS8883 with lowest distortion and noise performance at a throughput of 680 kSPS. In both applications, the input signal is processed through a high-bandwidth, low-distortion, fully-differential amplifier (FDA) designed in an inverting gain configuration and a low-pass RC filter before being fed into the ADC.

As a rule of thumb, the distortion from the input driver should be at least 10 dB less than the ADC distortion. The distortion resulting from variation in the common-mode signal is eliminated by using the FDA in an inverting gain configuration that establishes a fixed common-mode level for the circuit. This configuration also eliminates the requirement of a rail-to-rail swing at the amplifier input. Therefore, these circuits use the low-power THS4521 as an input driver, which provides exceptional ac performance because of its extremely low-distortion and high-bandwidth specifications.

In addition, the components of the antialiasing filter are such that the noise from the front-end circuit is kept low without adding distortion to the input signal.

Differential Input Configuration

The circuit in Figure 72 shows a fully-differential DAQ block optimized for low distortion and noise using the THS4521 and ADS8883. This front-end circuit configuration requires a differential signal at the input of the FDA and provides a differential output to drive the ADC inputs. The common-mode voltage of the input signal provided to the ADC is set by the $V_{\rm OCM}$ pin of the THS4521 (not shown in Figure 72). To use the complete dynamic range of the ADC, $V_{\rm OCM}$ can be set to $V_{\rm REF}$ / 2 by using a simple resistive divider. However, note that the ADS8883 allows the common-mode input voltage ($V_{\rm CM}$) to be set to any value in the range of 0 V to $V_{\rm REF}$.




Figure 72. Differential Input DAQ Circuit for Lowest Distortion and Noise at 680 kSPS



For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, using a similar device, refer to 18-Bit, 1-MSPS Data Acquisition (DAQ) Block Optimized for Lowest Distortion and Noise (SLAU515).



Single-Ended to Differential Configuration

The circuit in Figure 73 shows a single-ended to differential DAQ block optimized for low distortion and noise using the THS4521 and the ADS8883. This front-end circuit configuration requires a single-ended ac signal at the input of the FDA and provides a fully-differential output to drive the ADC inputs. The common-mode voltage of the input signal provided to the ADC is set by the $V_{\rm OCM}$ pin of the THS4521 (not shown in Figure 73). To use the complete dynamic range of the ADC, $V_{\rm OCM}$ can be set to $V_{\rm REF}$ / 2 by using a simple resistive divider. However, note that the ADS8883 allows the common-mode input voltage ($V_{\rm CM}$) to be set to any value in the range of 0 V to $V_{\rm REF}$.




Figure 73. Single-Ended to Differential DAQ Circuit for Lowest Distortion and Noise at 680 kSPS



Ultralow-Power DAQ Circuit at 10 kSPS

The data acquisition circuit shown in Figure 74 is optimized for using the ADS8883 at a reduced throughput of 10 kSPS with ultralow-power consumption (< 1 mW) targeted at portable and battery-powered applications.

In order to save power, this circuit is operated on a single 3.3-V supply. The circuit uses extremely low-power, dual amplifiers (such as the OPA2333) with a maximum quiescent current of 28 μ A per channel to drive the ADC inputs. The input amplifiers are configured in a modified unity-gain buffer configuration. The filter capacitor at the ADC inputs attenuates the sampling charge-injection noise from the ADC but effects the stability of the input amplifiers by degrading the phase margin. This attenuation requires a series isolation resistor to maintain amplifier stability. The value of the series resistor is directly proportional to the open-loop output impedance of the driving amplifier to maintain stability, which is high (in the order of k Ω) in the case of low-power amplifiers such as the OPA333. Therefore, a high value of 1 k Ω is selected for the series resistor at the ADC inputs. However, this series resistor creates an additional voltage drop in the signal path, thereby leading to linearity and distortion issues. The dual-feedback configuration used in Figure 74 corrects for this additional voltage drop and maintains system performance at ultralow-power consumption.




Figure 74. Ultralow-Power DAQ Circuit at 10 kSPS



For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, using a similar device, refer to 18-Bit, 10kSPS Data Acquisition (DAQ) Block Optimized for Ultra Low Power < 1mW (SLAU514).



修订历史记录

请注意: 前一修订版的页码可能与当前版本的页码不同。

Changes from Original (May 2013) to Revision A	Page
● Changed <i>宽共模电压范围</i> 特性要点	
• Changed 特性要点中交流和直流性能 分项	1
• Changed 满量程阶跃稳定 特性要点	1
Deleted 最后两个应用要点	
• Changed 说明 部分	1
● Changed 首页图	1
Added Family Information, Absolute Maximum Ratings, and Thermal Information tables	
Added Electrical Characteristics table	
Added Timing Characteristics section	
Added Pin Configurations section	
Added Typical Characteristics section	
Added Overview section	
Added Application Information section	31





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADS8883IDGS	ACTIVE	VSSOP	DGS	10	80	RoHS & Green	(6) NIPDAU	Level-2-260C-1 YEAR	-40 to 85	8883	
ADS000SIDGS	ACTIVE	V330P	DGS	10	00	Kuns & Green	NIPDAU	Level-2-200C-1 TEAR	-40 10 65	0003	Samples
ADS8883IDGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	8883	Samples
ADS8883IDRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	8883	Samples
ADS8883IDRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	8883	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS8883IDRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS8883IDRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS8883IDRCR	VSON	DRC	10	3000	356.0	356.0	35.0
ADS8883IDRCT	VSON	DRC	10	250	210.0	185.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ADS8883IDGS	DGS	VSSOP	10	80	330.2	6.6	3005	1.88

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司