

GENERAL DESCRIPTION

The ft2815 is a charge-pump boosted Class-G/D/AB audio power amplifier with automatic level control (ALC) for portable audio applications. It integrates a Class-D/AB audio power amplifier with a Class-G charge pump regulator. With a supply voltage at 5V, it can deliver an output power of 5W with 10% THD+N, or 4.2W with 1% THD+N, into a 4 Ω speaker load. Housed in a small package of QFN3x3-16L, the ft2815 delivers highest density of output power in its kind.

In ft2815, the power supply rail of the audio amplifier's output stage can be adaptively boosted and regulated by a Class-G charge pump regulator, allowing higher audio loudness than a stand-alone one directly connected to the battery. The adaptive nature of the Class-G charge pump regulator's output voltage, varying dynamically in response to the level of the audio outputs, improves power efficiency and extends battery life in playing audio. Its higher output power and greater power efficiency make ft2815 an ideal audio solution for portable applications based upon single-cell Lithium batteries.

To facilitate various applications, the charge pump regulator in ft2815 can be configured in either Adaptive Boost or Bypass mode.

Furthermore, the ft2815 provides with three types of audio amplifier outputs, i.e., Class-G, D, AB. For typical applications, Class-G/D outputs are preferred for high efficiency. Class-AB outputs are specifically to alleviate design complexities for applications where minimum FM radio interference is required.

A simple one-wire pulse control is employed in ft2815 to configure the device in various operating modes.

The ft2815 features ALC that constantly monitors and safeguards the audio outputs against the amplifier's supply voltage, preventing output clipping distortion, excessive power dissipation, or speaker over-load. Once an over-level condition is detected, the ALC lowers the amplifier's voltage gain proportionally to eliminate output clipping.


FEATURES

- Wide range of supply voltages from 3V to 5.5V
- Filterless Class- D/AB audio amplifier integrated with Class-G charge pump regulator
- Automatic level control to eliminate output clipping
- Maximum output power (Non-ALC Mode) 5.0W (R_L=4Ω+33µH, THD+N=10%, V_{DD}=5V) 4.2W (R_L=4Ω+33µH, THD+N=1%, V_{DD}=5V) 3.8W (R_L=4Ω+33µH, THD+N=1%, V_{DD}=4.2V) 3.4W (R_L=4Ω+33µH, THD+N=1%, V_{DD}=3.7V) 2.3W (R_L=8Ω+33µH, THD+N=1%, V_{DD}=5V) 2.2W (R_L=8Ω+33µH, THD+N=1%, V_{DD}=3.7V)
- Constant output power (ALC Mode, V_{IN}=0.4V_{RMS}) 3.8W (R_L=4Ω+33µH, THD+N<1%, V_{DD}=5V) 3.6W (R_L=4Ω+33µH, THD+N<1%, V_{DD}=4.2V) 3.3W (R_L=4Ω+33µH, THD+N<1%, V_{DD}=3.7V)
 2.2W (R_L=8Ω+33µH, THD+N<1%, V_{DD}=5V)
 2.2W (R_L=8Ω+33µH, THD+N<1% V_{DD}=3.7V)
- Highest density of output power in its kind
- One-wire pulse control to set operating mode
- Charge pump configuration: Adaptive Boost or Bypass
- Audio output configuration: Class-G/D/AB
- Low quiescent current: 3.2mA @ V_{DD}=3.7V
- Maximum voltage gain: 26dB
- Three ALC dynamic characteristics (sound effects)
- High SNR: 88dB (V_{DD} =3.7V, R_L =4 Ω +33 μ H, P_O =1W)
- High efficiency: 70% (V_{DD} =3.7V, R_L=4 Ω +33µH, P_O=1W)
- Low THD+N: 0.06% (V_{DD}=3.7V, R_L=4Ω+33µH, P_O=1W)
- Wide ALC dynamic range: 10dB
- Auto-recovering over-current and thermal-overload protection
- Available in QFN3x3-16L package

APPLICATIONS


- Blue Tooth Speakers
- Smart Speakers
- Portable Consumer Electronic Devices

TYPICAL APPLICATION CIRCUIT





PIN ASSIGNMENT AND DESCRIPTION



ft2815Q (TOP VIEW)

NAME	PIN #	TYPE	DESCRIPTION
INN	1	AI	Inverting audio input.
INP	2	AI	Non-inverting audio input.
CTRL	3	DI	Operating Mode Control with an internal $300k\Omega$ pulldown resistor to ground. A string of VDD-compliant digital pulses sets the operating mode and the voltage gain of the audio amplifier. When held low for more than 5 milliseconds, the device enters into shutdown mode.
VDD	4	Р	Power supply input. Place the supply decoupling capacitors of 10μ F//0.1µF close to the pin.
СР	5	AO	Positive connection to the flying capacitor C_F of the charge pump regulator.
CN	6	AO	Negative connection to the flying capacitor C_F of the charge pump regulator.
CGND	7	G	Power ground for the charge pump regulator. Connect to the system ground plane GND.
NC	8	-	No internal connection.
PVOUT	9	AO	Boosted voltage output of the charge pump regulator. Place an output capacitor of 10μ F close to the pin. Short the pin directly to PVDD on the system board.
PVDD	10	Р	Power supply input for the audio amplifier's output stage. Place the supply decoupling capacitors of 1μ F//0.01 μ F close to the pin. Short the pin directly to PVOUT on the system board.
VON	11	AO	Inverting BTL audio output.
VOP	12	AO	Non-inverting BTL audio output.
PGND	13	G	Power ground for the audio amplifier's output stage. Connect to the system ground plane GND.
ALC	14	AI	ALC Mode Select to set the ALC dynamic characteristic in the operating modes of Mode-1, 2, or 3. In the operating mode of Mode-4, the ALC function is disabled and this pin has no effect.
BYP	15	AO	Common-mode voltage bias for the audio inputs. Place a decoupling capacitor of $0.1 \mu F$ close to the pin.
AGND	16	G	Analog ground. Connect to the system ground plane GND.
GND	17	G	Thermal pad ground. Connect to the system ground plane GND.

ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKING OPTION	PACKAGE
ft2815Q	-40°C to +85°C	Tape and Reel, 5000	QFN3X3-16L



REVISION HISTORY

Initial Release (February 2019)

Changed from Initial 1.0 (February 2019) to Revision 1.1 (January 2020)

- 1. Changed the operation of Mode-3 from Class-G (with Charge Pump Regulator enabled) to Class-D (with Charge Pump Regulator disabled) and the ALC characteristic is set by the ALC pin.
- 2. Added electrical characteristics for Mode-3 (Class-D) on Page 9.
- 3. Lowered the specification of the audio output offset voltage from +30mV to +10mV.
- 4. Changed the BYP voltage and the INN/INP input common voltage from 1.85V to 1.67V for Class-AB operation and revised the output power rating in Mode-4 accordingly.
- 5. Adjusted ALC dynamic characteristics of ALC-1 mode.
- 6. Changed the recommended audio input capacitance from 0.33μ F to 0.47μ F.

Changed from Revision 1.1 (January 2020) to Revision 1.2 (September 2022)

1. Added PACKING OPTION.



ABSOLUTE MAXIMUM RATINGS (Note 1)

PARAMETER	VALUE
Supply Voltage, VDD	-0.3V to 6V
PVOUT, PVDD, VOP, VON, CP, CN	-0.3V to 7V
All Other Pins	-0.3V to VDD+0.3V
CGND to AGND, PGND to AGND	-0.3V to 0.3V
ESD Ratings - Human Body Model (HBM)	2000V
Operating Junction Temperature	-40°C to +150°C
Storage Temperature	-40°C to +125°C
Maximum Soldering Temperature (@10 sec. duration)	260°C

Note 1: Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

POWER DISSIPATION RATINGS (Note 2, 3)

PACKAGE	TA <u><</u> +25°C	TA = +70°C	TA = +85°C	ΘJA
QFN3x3-16L	3.1W	2.0W	1.6W	40°C/W

Note 2: The thermal pad of the package must be directly soldered onto a grounded metal island as a thermal sink on the system board. Note 3: The power dissipation ratings are for a two-side, two-plane printed circuit board (PCB).



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNIT
Supply Voltage	V _{DD}	VDD (Note 4)		3		5.5	V
Operating Ambient Temperature	T _A			-40		85	°C
Minimum Load Resistance	RL	Across VOP and	VON	3.2	4		Ω
Digital High Input Voltage	V _{HI}	@ CTRL		1.2			V
Digital Low Input Voltage	V _{LO}	@ CTRL				0.4	V
Audio Input Resistor	R _{IN}	@ INP, INN (Note		0	10	22	kΩ
Audio Input Capacitor	C _{IN}	@ INP, INN (Note	5)		0.33	1.0	μF
Bypass Capacitor	C _{BYP}	@ BYP			0.1	1.0	μF
Supply Descupling Conseitor	<u> </u>	Ceramic			10	22	μF
Supply Decoupling Capacitor	C _{VDD}	Electrolytic or Tantalum (Note 6)			100	220	μF
Boosted Supply Decoupling Cap.	C _{PVDD}	@ PVDD			1.0		μF
Charge Dump Elving Conseiter	0	Caramia	4Ω Speaker		4.7	10	μF
Charge Pump Flying Capacitor	C _F	Ceramic	8Ω Speaker		2.2	4.7	μF
		Ceramic			10	44	μF
Charge Pump Output Capacitor	C _{POUT}	Electrolytic or	4Ω Speaker		220	470	μF
		Tantalum (Note 6)	8Ω Speaker		100	220	μF
		Non-ALC Mode			10kΩ to	VDD	
ALC Mode Select Resistor	Dure	ALC-3 Mode			Unconne	ected	
(Mode-1 & Mode-2)	R _{ALC}	ALC-2 Mode		51kΩ to GND			
		ALC-1 Mode			Short to	GND	

Note 4: The maximum supply voltage will be also affected by the thermal dissipation capabilities of the package and the layout of the system board. Since the power efficiency of the charge pump regulator is inversely proportional to the supply voltage, an occasional thermal shutdown may occur for applications where the supply voltage is 4.5V or higher with speaker loads of 4Ω or less.

Note 5: The impedance seen at two audio inputs, INP and INN, shall be limited to an $R_{IN}C_{IN}$ time constant less than 5 milliseconds, allowing the input capacitors C_{IN} to be fully charged during the startup time of 40 milliseconds. If the input capacitors C_{IN} are not fully charged during the startup time, mismatch in resistance or capacitance between two audio inputs may cause pop noise.

Note 6: Input/output bulk electrolytic or tantalum capacitors are not required for a proper operation of the charge pump regulator. However, additional bulk capacitors in tandem with ceramic capacitors are needed to facilitate higher output current capability and higher voltage margin for higher output power, particularly in applications where speaker load impedances are 4Ω or less.

IMPORTANT APPLICATION NOTES

- It is crucial to place the ft2815 in close proximity to the flying capacitor and input/output capacitors of the charge pump regulator on the system board, minimizing parasitic impedance of high current traces. Furthermore, place these capacitors on the same layer with ft2815. High-current traces are connected with short and wide metal lines and with no vias. Failure to do a proper layout of the system board can result in significant degradation of maximum output power, efficiency, and EMI performance.
- 2. The ft2815 is a high performance audio amplifier with an exposed thermal pad underneath the package. The thermal pad must be directly soldered onto a grounded metal island as a thermal sink on the system board for proper power dissipation. Failure to do so might result in the device entering into thermal shutdown prematurely.
- 3. The ft2815 requires adequate power supply decoupling to ensure its optimal performance in output power, efficiency, THD+N, and EMI emission. Place each decoupling capacitor as individually close as possible to VDD, BYP, and PVDD pins.
- 4. Place the charge pump flying capacitor C_F close to CP and CN pins and the output capacitors C_{PVOUT1} and C_{PVOUT2} close to the PVOUT pin.
- 5. It is recommended to employ a ground plane GND on the system board for ft2815. The CGND and PGND pins must be directly shorted to the ground plane GND, which serves as a central "star" ground for ft2815. Use a single point of connection between the analog ground AGND and the ground plane to minimize the coupling of high-current switching noise onto audio signals.
- 6. For best noise performance, use differential inputs from the audio source. In single-ended input applications, the unused audio input pin should be AC-grounded to the ground at the audio source.
- 7. Pay close attention to match the impedances seen at two differential inputs, INP and INN.
- 8. Apply a ferrite bead filter comprising a ferrite bead and a capacitor to audio outputs VOP and VON, as depicted in Figure 35, for further EMI suppression. Choose a ferrite bead with low DC resistance (DCR) and high impedance ($100\Omega \sim 470\Omega$) at high frequencies (>100MHz). Ensure that its rated current is no less than 3A for applications where the speaker load is 4Ω or less. Place each ferrite beard filter tightly together and individually close to VOP and VON pins.
- 9. For applications where speaker load resistances are 4Ω or less with long speaker wires, add an RC snubber circuit across two audio outputs, VOP and VON, as depicted in Figure 36, to prevent the device from accelerated deterioration or abrupt destruction due to excessive inductive flybacks that are induced on fast output switching or by an over-current condition.
- 10. Do not connect audio output VOP or VON directly to GND, VDD, PVDD, or PVOUT as this might damage the device permanently.



FUNCTIONAL BLOCK DIAGRAM




Figure 1: Simplified Functional Block Diagram of ft2815

TEST SETUP FOR ELECTRICAL & PERFORMANCE CHARACTERISTICS




Figure 2: Test Setup Diagram for ft2815

All parameters specified in Electrical and Typical Performance Characteristics sections are measured according to the conditions:

- 1. The two differential inputs are shorted for common-mode input voltage measurement. All other parameters are taken with input resistors R_{IN} =10k Ω and input capacitors C_{IN} =0.33 μ F, unless otherwise specified.
- The VDD supply decoupling capacitors C_{VDD1}=10μF//0.1μF are placed close to the VDD pin. Also, a bulk electrolytic or tantalum capacitor C_{VDD2}=100μF is added close to the device.
- 3. The PVDD supply decoupling capacitors C_{PVDD} =1 μ F/0.01 μ F are placed close to the PVDD pin.
- The PVOUT output capacitor C_{PVOUT1}=10μF is placed close to the PVOUT pin. Also, a bulk electrolytic or tantalum capacitor C_{PVOUT2}=220μF is added close to the device.
- 5. An output inductor of 33µH inductor is placed in series with the load resistor to emulate a speaker load for all AC and dynamic parameters.
- The 33kHz lowpass filter is added even if the analyzer has an internal lowpass filter. An RC lowpass filter (1kΩ, 4.7nF) is used on each output for the datasheet graphs.



 $V_{DD}=3.7V, \ MODE-1, \ Load=4\Omega+33\mu H, \ C_{IN}=0.47\mu F, \ R_{IN}=10k\Omega, \ C_{VDD}=10\mu F//0.1\mu F//100\mu F, \ C_{PVDD}=1\mu F//0.01\mu F, \ C_{PVOUT}=10\mu F//220\mu F, \ C_{F}=4.7\mu F, \ C_{BYP}=0.1\mu F, \ f=1kHz, \ unless \ otherwise \ specified.$

SYMBOL	PARAMETER	TEST CONDI	MIN	ΤΥΡ	MAX	UNIT	
V _{DD}	Supply Voltage	VDD		3		5.25	V
VUVLOUP	Power-On Threshold Voltage	VDD from Low	VDD from Low to High		2.2		V
V _{UVLODN}	Power-Off Threshold Voltage	VDD from High to Low			2.0		V
		V _{DD} =3.7V	lode-1 (Class-G)	2.4	3.2	4.2	mA
	Supply Quiescent Current	VDD-3.7V	lode-4 (Class-AB)	18	24	32	mA
	Inputs AC-Grounded, No Load	N -5 0V N	lode-1 (Class-G)	2.8	3.7	4.8	mA
		V _{DD} =5.0V	lode-4 (Class-AB)	20	32	50	mA
I _{SD}	Shutdown Current	CTRL=Low			0.1	1	μA
VBYP	Bypass Voltage	No Load, V _{DD}	=3.7V	1.55	1.67	1.80	V
V _{HI}	Digital High Input Voltage	@ CTRL		1.2			V
V _{LO}	Digital Low Input Voltage	@ CTRL				0.4	V
		10kΩ to VDD	(Non-ALC)	V _{DD} -0.5		V _{DD}	V
V _{ALC}	ALC Mode Select Voltage	R _{ALC} =Open (A	ALC-3)	1.5	1.7	1.9	V
	ALC Mode Select voltage	R_{ALC} =51k Ω to	GND (ALC-2)	0.70	1.0	1.3	V
		R_{ALC} =0 Ω to GND (ALC-1)				0.30	V
T _{OTSD}	Over-Temperature Threshold				160		°C
T _{HYS}	Over-Temperature Hysteresis				20		°C
CLASS-G	CHARGE PUMP REGULATOR						
PVOUT	Charge Pump Output Voltage	I _{OUT} =0mA		6.1	6.3	6.5	V
f _{CP}	Charge Pump Frequency			800	1000	1200	kHz
CLASS-G	AUDIO POWER AMPLIFIER (MC	DDE-1, MODE-2)					
		THD+N=10%			5.0		W
		V _{DD} =5.0V	THD+N=1%		4.2		W
	Maximum Output Power		THD+N=10%		4.6		W
	•	V _{DD} =4.2V	THD+N=1%		3.8		W
			THD+N=10%		3.8		W
_	CHARGE PUMP REGULATOR VOUT Charge Pump Output Voltage CP Charge Pump Frequency CLASS-G AUDIO POWER AMPLIFIER (N	V _{DD} =3.7V	THD+N=1%		3.4		W
PO, MAX			THD+N=10%		2.8		W
		V _{DD} =5.0V	THD+N=1%		2.3		W
	•		THD+N=10%		2.8		W
	Load=8Ω+33μH Non-ALC	V _{DD} =4.2V	THD+N=1%		2.3		W
			THD+N=10%		2.7		W
		V _{DD} =3.7V	THD+N=1%		2.2		W
			V _{DD} =5.0V		3.8		W
		Load=4Ω+33μ			3.6		W
_	Constant Output Power		V _{DD} =3.7V		3.3		W
P _{O, ALC}	V _{IN} =0.40V _{RMS} ALC-3		V _{DD} =5.0V		2.2		W
		Load=8Ω+33μ			2.2		W
		1	V _{DD} =3.7V		2.2		W



 $V_{DD}=3.7V, MODE-1, Load=4\Omega+33\mu H, C_{IN}=0.47\mu F, R_{IN}=10k\Omega, C_{VDD}=10\mu F//0.1\mu F//100\mu F, C_{PVDD}=1\mu F//0.01\mu F, C_{PVOUT}=10\mu F//220\mu F, C_{F}=4.7\mu F, C_{BYP}=0.1\mu F, f=1kHz, unless otherwise specified.$

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	ТҮР	MAX	UNIT
CLASS-G	AUDIO POWER AMPLIFIER (Cor	iťd)			•		
			P _O =1.0W		0.06		%
THD+N		Load=4Ω+33µH	V _{IN} =0.40V _{RMS} ALC-3		0.8		%
	Total Harmonic Distortion + Noise		P _O =0.50W		0.03		%
		Load=8Ω+33µH	V _{IN} =0.40V _{RMS} ALC-3		0.6		%
			P _O =0.50W		80		%
		Load=4Ω+33µH	P _O =1.0W		70		%
n	Dower Efficiency		V _{IN} =0.40V _{RMS} ALC-3		68		%
η	Power Efficiency		P _O =0.25W		81		%
		Load=8Ω+33µH	P _O =0.50W		71		%
		O O	V _{IN} =0.40V _{RMS} ALC-3		76		%
A _V	Veltage Cain	R _{IN} =10kΩ	Mode-1		23		dB
Av	Voltage Gain		Mode-2		20		dB
A _{MAX}	Maximum ALC Attenuation				10		dB
V _{COMM}	Input Common-Mode Bias	@ INP, INN			1.7		V
R _{IN}	Input Resistance	@ INP, INN			20		kΩ
R _O	Output Resistance in Shutdown	CTRL=Low @ V	OP, VON		3		kΩ
V _{OS}	Output Offset Voltage	Inputs AC-Groun	ded, No Load		±10		mV
V _N	Output Voltage Noise	Inputs AC-Grounded	Mode-1 R _{IN} =22kΩ		80		μV _{RMS}
۷N	Output voltage Noise	A _V =20dB A-Weighted	Mode-2 R _{IN} =10kΩ		80		μV _{RMS}
SNR	Signal-To-Noise Ratio	A _V =20dB	P _O =3W		93		dB
ONIX		A-Weighted	P _O =1W		88		dB
PSRR	Power Supply Rejection Ratio	<u>+</u> 100mV Ripple,	f=1kHz, R _{IN} =0Ω		70		dB
CMRR	Common Mode Rejection Ratio	V _{IN} =0.20V _{RMS} , F	R _{IN} =0Ω		70		dB
f _{PWM}	PWM Switching Frequency			400	500	600	kHz
T _{STUP}	Startup Time				40		ms
T _{SD}	Shutdown Settling Time				5		ms
ONE-WIR	E PULSE INTERFACE						
T _{LOW}	CTRL Pulse Low Duration			1		80	μs
T _{HIGH}	CTRL Pulse High Duration			1		80	μs
TSETUP	Mode Setup Duration					500	μs
TSHDN	Low Duration for Shutdown			400			μs



 $V_{DD}=3.7V, MODE-3, Load=4\Omega+33\mu H, C_{IN}=0.47\mu F, R_{IN}=10k\Omega, C_{VDD}=10\mu F//0.1\mu F//100\mu F, C_{PVDD}=1\mu F//0.01\mu F, C_{PVOUT}=10\mu F//220\mu F, C_{F}=4.7\mu F, C_{BYP}=0.1\mu F, f=1kHz, unless otherwise specified.$

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	ТҮР	MAX	UNIT
CLASS-D	AUDIO AMPLIFIER (MODE-3)						
V _{DD}	Supply Voltage	VDD		3		5.5	V
			THD+N=10%		2.8		W
		VDD=5.0V	THD+N=1%		2.3		W
	Maximum Output Power	PLIFIER (MODE-3) VDD 3 1 tage VDD 3 1 $V_{DD}=5.0V$ $THD+N=10\%$ 2 $V_{DD}=4.2V$ $THD+N=10\%$ 2 $V_{DD}=3.7V$ $THD+N=10\%$ 2 $V_{DD}=3.7V$ $THD+N=10\%$ 2 $V_{DD}=3.7V$ $THD+N=10\%$ 2 $V_{DD}=4.2V$ $THD+N=10\%$ 2 $V_{DD}=4.2V$ $THD+N=10\%$ 2 $V_{DD}=3.7V$ $THD+N=10\%$ 2 $V_{DD}=3.7V$ $THD+N=10\%$ 2 $V_{DD}=3.7V$ $THD+N=10\%$ 0 $V_{DD}=3.7V$ $THD+N=10\%$ 0 $V_{DD}=3.7V$ $THD+N=10\%$ 0 $V_{DD}=3.7V$ $V_{DD}=5.0V$ 2 $V_{DD}=3.7V$ $V_{DD}=3.7V$ 0 $V_{DD}=3.7V$ $V_{DD}=3.7V$ 0 $V_{DD}=3.7V$ $V_{DD}=3.7V$ 0 $V_{DD}=3.7V$ $V_{DD}=3.7V$ 0 $V_{DD}=3.7V$ $V_{D}=3.7V$ 0 $Load=8\Omega+33\muH$ $V_$	THD+N=10%		2.0		W
	Load=4Ω+33µH		1.6		W		
		(2, 7)	THD+N=10%		1.5		W
D		VDD-3.7V	THD+N=1%		1.2		W
P _{O, MAX}			THD+N=10%		1.7		W
		VDD-5.0V	THD+N=1%		1.4		W
	Maximum Output Power	Vac-4 2V	THD+N=10%		1.1		W
	Load=8Ω+33µH	VDD-4.2V	THD+N=1%		0.95		W
		$\begin{tabular}{ c c c c c } c c c c c c c c c c c c c $		W			
		VDD-3.7V	THD+N=1%		2.8 2.8 2.0 1.6 1.5 1.2 1.7 1.4 1.1 0.95 0.90 0.74 2.2 1.5 1.2 1.1 0.95 0.90 0.74 2.2 1.5 1.2 1.3 0.90 0.70 0.02 0.70 0.01 0.8 81 81 81 81 87 88 20 1.7 80		W
		Load=4Ω+33µH	V _{DD} =5.0V		2.2		W
			V _{DD} =4.2V		1.5		W
D	Constant Output Power		$\begin{array}{c c c c c c c c c c c c c c c c c c c $		W		
P _{O, ALC}	V _{IN} =0.40V _{RMS} ALC-3	Load=8Ω+33µH	V _{DD} =5.0V		1.3		W
			V _{DD} =4.2V		0.90		W
			V _{DD} =3.7V		1.5 1.2 1.7 1.4 1.1 0.95 0.90 0.74 2.2 1.5 1.2 1.3 0.90 0.70 0.02 0.70 0.02 0.70 0.02 0.70 0.02 0.71 0.02 0.71 0.8 81 81 81 87 88 20		W
			P _O =1.0W		0.02		%
					0.7		%
THD+N	Total Harmonic Distortion + Noise		P _O =0.50W		0.01		%
		Load=8Ω+33µH		D% 2 % 2 % 2 % 1 D% 1 % 1 D% 1 % 1 D% 1 % 0. D% 1 % 0. D% 0. % 0. D% 0. % 0. % 0. % 0. % 0. % 0. % 0. % 0. % 0. % 0. % 0. % 0. % 0. % 0. % 0. % 0. % 0. % 0. % 8 % 8 % 8 % 8 % 8 % 8	0.8		%
					81		%
n	Dewer Efficiency	Load=4Ω+33µH			81		%
η	Power Efficiency		P _O =0.50W		87		%
		Load=8Ω+33µH			88		%
A _V	Voltage Gain	R _{IN} =10kΩ			20		dB
V _{COMM}	Input Common-Mode Bias	@ INP, INN			1.7		V
V _N	Output Voltage Noise	Inputs AC-Grounded			80		μV _{RMS}
SNR	Signal-To-Noise Ratio	P _O =1.0W, A _V =20	dB, A-Weighted		88		dB
PSRR	Power Supply Rejection Ratio	<u>+</u> 100mV Ripple,	f=1kHz, R _{IN} =0Ω		70		dB
CMRR	Common Mode Rejection Ratio	V _{IN} =0.20V _{RMS} , F	R _{IN} =0Ω		70		dB



 $V_{DD}=3.7V, \ MODE-4, \ Load=4\Omega+33\mu H, \ C_{IN}=0.47\mu F, \ R_{IN}=10k\Omega, \ C_{VDD}=10\mu F//0.1\mu F//100\mu F, \ C_{PVDD}=1\mu F//0.01\mu F, \ C_{PVOUT}=10\mu F//220\mu F, \ C_{F}=4.7\mu F, \ C_{BYP}=0.1\mu F, \ f=1kHz, \ unless \ otherwise \ specified.$

SYMBOL	PARAMETER	TEST CONDITIO	MIN	ТҮР	MAX	UNIT	
CLASS-A	B AUDIO AMPLIFIER (MODE-4)						
V _{DD}	Supply Voltage	VDD		3		5.5	V
)/ −F 0)/	THD+N=10%		2.8		W
		v _{DD} =5.0v	THD+N=1%		2.3		W
	Maximum Output Power	age VDD 3 $\nu_{DD}=5.0V$ THD+N=10% THD+N=1% $\nu_{DD}=4.2V$ THD+N=1% THD+N=1% $\nu_{DD}=3.7V$ THD+N=10% THD+N=1% $\nu_{DD}=3.7V$ THD+N=10% THD+N=1% $\nu_{DD}=3.7V$ THD+N=10% THD+N=1% $\nu_{DD}=5.0V$ THD+N=10% THD+N=1% $\nu_{DD}=4.2V$ THD+N=10% THD+N=1% $\nu_{DD}=4.2V$ THD+N=10% THD+N=1% $\nu_{DD}=3.7V$ Load=4\Omega+33\muH, P_0=1.0W THD+N=1% $\nu_{DD}=3.7V$ Load=4\Omega+33\muH, P_0=0.50W THD+N=1% $\nu_{DD}=3.7V$ Load=8\Omega+33\muH, P_0=0.50W	2.0		W		
	Load=4Ω+33µH	VDD=4.2V	THD+N=1%		1.6		W
			$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1.5		W	
D		V _{DD} =3.7V	THD+N=1%		1.2		W
P _{O, MAX}			THD+N=10%		1.6		W
	V _{DD} =	VDD=5.0V	THD+N=1%		1.2		W
Maximum Output Power	Maximum Output Power		THD+N=10%		1.1		W
	Load=8Ω+33µH	VDD=4.2V	THD+N=1%		0.88		W
			THD+N=10%		0.90		W
		V _{DD} =3.7V	$\begin{tabular}{ c c c c c } \hline THD+N=10\% & $$THD+N=10\% &$	0.67		W	
		Load=4Ω+33µH,	P _O =1.0W		0.10		%
THD+N	I otal Harmonic Distortion + Noise	Load=8Ω+33µH,	P _O =0.50W		0.08		%
		Load=4Ω+33µH,	P _O =1.0W		59		%
η	Power Efficiency	Load=8Ω+33µH,	P _O =0.50W		59		%
A _V	Voltage Gain	R _{IN} =10kΩ			20		dB
V _{COMM}	Input Common-Mode Bias	@ INP, INN, V _{DE})=3.7V		1.67		V
V _N	Output Voltage Noise	Inputs AC-Grounded A_V =20dB, A-Weighted			80		μV _{RMS}
SNR	Signal-To-Noise Ratio	A_V =20dB, A-Weighted P _O =1.0W, A _V =20dB, A-Weighted			88		dB
PSRR	Power Supply Rejection Ratio	+100mV Ripple,	f=1kHz, R _{IN} =0Ω		70		dB
CMRR	Common Mode Rejection Ratio	V _{IN} =0.20V _{RMS} , F	R _{IN} =0Ω		70		dB



TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{DD}=3.7V, \ MODE-1, \ Load=4\Omega+33\mu H, \ C_{IN}=0.47\mu F, \ R_{IN}=10k\Omega, \ C_{VDD}=10\mu F//0.1\mu F//100\mu F, \ C_{PVDD}=1\mu F//0.01\mu F, \ C_{PVOUT}=10\mu F//220\mu F, \ C_{F}=4.7\mu F, \ C_{BYP}=0.1\mu F, \ f=1kHz, \ unless \ otherwise \ specified.$

List of Performance Characteristic Plots

DESCRIPTION	CONDITIC	NS	FIGURE #
	Mode-1	R_L =4 Ω +33 μ H, THD+N=1%, 10%, ALC (V _{IN} =0.40V _{RMS})	3
Output Dower ve. Supply Veltage	Class-G	$R_L=8\Omega+33\mu H$, THD+N=1%, 10%, ALC (V _{IN} =0.40V _{RMS})	4
Output Power vs. Supply Voltage	Mode-4	R _L =4Ω+33µH, THD+N=1%, 10%	5
	Class-AB	R _L =8Ω+33μH, THD+N=1%, 10%	6
	V _{DD} =3.7V,	R _L =4Ω+33μH, Mode-1 & 2, ALC	7
	V _{DD} =3.7V,	R _L =4Ω+33µH, Mode-3 (ALC), Mode-4	8
	V _{DD} =4.2V,	R _L =4Ω+33µH, Mode-1 & 2, ALC	9
	V _{DD} =4.2V,	R _L =4Ω+33µH, Mode-3 (ALC), Mode-4	10
Output Power vs. Input Voltage		11	
		12	
	V _{DD} =4.2V,	R _L =8Ω+33µH, Mode-1 & 2, ALC	13
	V _{DD} =4.2V,	R _L =8Ω+33µH, Mode-3 (ALC), Mode-4	14
	R _L =4Ω+33	μH, Mode-1, V _{DD} =3.7V, 4.2V	15
Efficiency vs. Output Power	R _L =8Ω+33	μH, Mode-1, V _{DD} =3.7V, 4.2V, 5.0V	16
	R _L =4Ω+33	μH, Mode-1, V _{DD} =3.7V, 4.2V	17
	R _L =4Ω+33	μH, Mode-4, V _{DD} =3.7V, 4.2V	18
THD+N vs. Output Power	R _L =8Ω+33	μH, Mode-1, V _{DD} =3.7V, 4.2V, 5.0V	19
	R _L =8Ω+33	μH, Mode-4, V _{DD} =3.7V, 4.2V, 5.0V	20
			21
	R _L =4Ω+33	μH, Mode-4, V _{DD} =3.7V, 4.2V	22
THD+N vs. Input Voltage		-	23
		-	24
THD+N vs. Input Frequency			- 25
PSRR vs. Input Frequency			26
Quiescent Current vs. Supply Voltage	· ·		- 27
Output Power vs. Input Frequency			28
Output Waveforms on ALC Attack			29
Output Waveforms on ALC Release	(VOP-VON	I) with 33kHz RC Lowpass Filter, V _{IN} =0.70V _{RMS} \rightarrow	30
Output Waveforms during Startup	(VOP-VON	l) with 33kHz RC Lowpass Filter, V _{IN} =0.10V _{RMS}	31
Output Waveforms during Shutdown		I) with 33kHz RC Lowpass Filter, V _{IN} =0.10V _{RMS}	32



angtek




Figure 3: Output Power (Class-G) vs. Supply Voltage

Figure 4: Output Power (Class-G) vs. Supply Voltage




Figure 5: Output Power (Class-AB) vs. Supply Voltage Figure 6: Output Power (Class-AB) vs. Supply Voltage




Figure 7: Output Power vs. Input Voltage

Figure 8: Output Power vs. Input Voltage






Figure 9: Output Power vs. Input Voltage

angtek

Figure 10: Output Power vs. Input Voltage




Figure 11: Output Power vs. Input Voltage

Figure 12: Output Power vs. Input Voltage




Figure 13: Output Power vs. Input Voltage

Figure 14: Output Power vs. Input Voltage

TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)




Figure 15: Efficiency vs. Output Power

angtek

Figure 16: Efficiency vs. Output Power




Figure 17: THD+N vs. Output Power (Class-G)

Figure 18: THD+N vs. Output Power (Class-AB)




Figure 19: THD+N vs. Output Power (Class-G)

Figure 20: THD+N vs. Output Power (Class-AB)



TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)




Figure 21: THD+N vs. Input Voltage (Class-G)

Figure 22: THD+N vs. Input Voltage (Class-AB)




Figure 23: THD+N vs. Input Voltage (Class-G)

Figure 24: THD+N vs. Input Voltage (Class-AB)




Figure 25: THD+N vs. Input Frequency

Figure 26: PSRR vs. Input Frequency






Figure 27: Quiescent Current vs. Supply Voltage

natek

Figure 28: Output Power vs. Input Frequency




Figure 29: Output Waveforms on ALC Attack

Figure 30: Output Waveforms on ALC Release




Figure 31: Output Waveforms during Startup

Figure 32: Output Waveforms during Shutdown



APPLICATION INFORMATION

The ft2815 is a charge-pump boosted Class-G/D/AB audio power amplifier with automatic level control (ALC) for portable audio applications. It integrates a Class-D/AB audio power amplifier with a Class-G charge pump regulator. It operates from a wide range of supply voltages from 3 V to 5.5V. With a supply voltage at 5V, it can deliver an output power of 5W with 10% THD+N, or 4.2W with 1% THD+N, into a 4 Ω speaker load. With a supply voltage at 4.2V, it can deliver an output power of 4.6W with 10% THD+N, or 3.8W with 1% THD+N, into a 4 Ω speaker load. Housed in a small package of QFN3x3-16L, the ft2815 delivers highest density of output power in its kind.

In ft2815, the power supply rail of the audio amplifier's output stage can be adaptively boosted and regulated by a Class-G charge pump regulator, allowing higher audio loudness than a stand-alone one directly connected to the battery. The adaptive nature of the Class-G charge pump regulator's output voltage, varying dynamically in response to the level of the audio outputs, improves power efficiency and extends battery life in playing audio. Its higher output power and greater power efficiency make ft2815 an ideal audio solution for portable applications based upon single-cell Lithium batteries.

To facilitate various applications, the charge pump regulator in ft2815 can be configured in either Adaptive Boost or Bypass mode.

Furthermore, the ft2815 provides with three types of audio amplifier outputs, i.e., Class-G, D, and AB. For most applications, Class-G/D outputs are preferred for high power efficiency. Class-AB outputs are chosen specifically to alleviate design complexities for applications where minimum FM radio interference is required.

A simple one-wire pulse control is employed in ft2815 to configure the device in various operating modes.

The ft2815 features ALC that constantly monitors and safeguards the audio outputs against the amplifier's supply voltage, preventing output clipping distortion, excessive power dissipation, or speaker over-load. Once an over-level condition is detected, the ALC lowers the amplifier's voltage gain proportionally to eliminate output clipping while maintaining a maximum dynamic range of the audio outputs allowed with the amplifier's supply voltage. With a 4.2V supply voltage, the ft2815 can deliver an ALC output power of 3.6W with THD+N<1%, into a 4Ω speaker load.

As specifically designed for portable device applications, the ft2815 incorporates shutdown mode to minimize the power consumption by holding the CTRL pin to ground. It also includes comprehensive protection modes against various operating faults such as over-current, short-circuit, over-temperature, and under-voltage for safe and reliable operation.

ADAPTIVE CHARGE PUMP REGULATOR

To allow for higher audio loudness, an on-chip Class-G charge pump regulator is employed to boost PVDD, the power supply rail of the audio amplifier's output stage, from the supply voltage VDD to a higher value. Whenever the audio outputs are higher than a prescribed level for an extended period of time, the charge pump regulator is activated to boost and regulate PVDD at 6.3V. In this manner, the charge pump regulator operates in the regulation mode.

On the other hand, when the audio outputs are less than a prescribed level for an extended period of time, the charge pump regulator is de-biased and forced into the bypass mode. In the bypass mode, the amplifier output stage is powered directly from the battery voltage through VDD. The adaptive nature of the charge pump regulator can greatly improve the power efficiency of ft2815 in playing audio and extends battery life.

CHARGE PUMP REGULATOR

In order to maximize the output power, the ft2815 employs an on-chip charge pump regulator to boost the supply voltage PVDD of the audio power amplifier to a higher value. To limit the battery inrush current to an acceptable value when the supply voltage is first applied to the device, the charge pump regulator features soft-start during activation.



Selection of Flying Capacitor (C_F)

For 4 Ω speaker loads, a low-ESR ceramic capacitor (such as X7R or X5R) of 4.7 μ F, 10V is recommended for the flying capacitor C_F of the charge pump. Higher values can be used to improve its dynamic response to load transients. For 8 Ω speaker loads, a low-ESR ceramic capacitor of 2.2 μ F, 16V is recommended.

Selection of Output Capacitor (C_{PVOUT})

The output capacitor of the charge pump is required to keep output voltage ripples small and ensure maximum output power capability. A low-ESR ceramic capacitor of 10μ F, 16V is recommended for the output capacitor C_{PVOUT1} of the charge pump.

It is noted that maximum output power of the audio amplifier at low frequencies will be largely affected by the output capacitance of the charge pump, particularly for low-impedance (4 Ω or less) speakers. Thus, it is often necessary to add a bulk electrolytic or tantalum capacitor C_{PVOUT2} in tandem with ceramic capacitors for the output capacitance. The value of the bulk capacitor is application-specific. For 4 Ω speaker loads, a bulk electrolytic capacitor of 220µF should be sufficient. For 8 Ω speaker loads, a bulk electrolytic capacitor of 100µF can be used.

Table 4 lists recommended flying and output capacitances of the charge pump regulator for 4Ω and 8Ω speaker loads. It is highly recommended to add a small low-ESR ceramic capacitor of 0.1μ F, 16V in close proximity to the PVDD pin for high-frequency decoupling.

Speaker Load Impedance	Input Supply Voltage	C _F (Ceramic)	C _{PVOUT1} (Ceramic)	С _{РVOUT2} (Electrolytic or Tantalum)
40	3.6V ~ 4.2V	4.7µF	10µF//0.1µF	220µF ~ 470µF
402	4.5V ~ 5.25V	2.2µF	10µF//0.1µF	100µF ~ 220µF
*0	3.6V ~ 4.2V	2.2µF	10µF//0.1µF	100µF ~ 220µF
8Ω	4.5V ~ 5.25V	1.0µF	10µF//0.1µF	47μF ~ 100μF

Table 1: Recommended Flying & Output Capacitors of Charge Pump Regulator

Selection of Supply Decoupling Capacitor (C_{VDD})

For best power supply coupling, place a low-ESR ceramic capacitor, 10μ F or greater, close to the VDD pin. It is important to place the decoupling capacitor C_{VDD} close to ft2815 since any parasitic resistances between ft2815 and C_{VDD} cause efficiency loss. The decoupling capacitor serves as a charge reservoir for the input current that flows onto the flying capacitor C_F, thus reducing the amount of voltage ripples seen at the VDD pin.

The decoupling capacitor C_{VDD} must have an RMS current rating greater than 3A. Also the rated voltage of the input capacitor must be higher than the supply input voltage with sufficient voltage margin to minimize the effect of dc bias. For most applications, a low-ESR ceramic capacitor of 10μ F, 10V can be used. Also, add a small low-ESR ceramic capacitor of 0.1μ F to the VDD pin for high-frequency decoupling.

For applications where additional input capacitance is required to meet the requirement of the input current ripple or transient response, place a bulk electrolytic or tantalum capacitor in close proximity to ft2815. The bulk capacitor acts as a charge reservoir for the flying capacitor current, providing energy faster than the system power supply, mitigating current surges and/or voltage droops of the supply voltage. A bulk electrolytic capacitor of 100µF should be sufficient for ft2815.

OPERATING MODE CONTROL

To support for a wide range of applications, the ft2815 incorporates one-wire pulse control to configure the device in one of four operating modes. By applying a string of VDD-compliant digital pulses to the CTRL pin, the operating mode is set by the number of low-to-high transitions of digital pulses received at the CTRL pin.

After an initial application of the power supply, the first low-to-high transition at the CTRL pin forces the device



into Mode-1, where the audio amplifier is configured in Class-G operation with maximum voltage gain at 26dB. The second low-to-high transition advances the device into Mode-2, where the audio amplifier is also configured in Class-G operation with maximum voltage gain at 23dB. The third low-to-high transition advances the device into Mode-3, where the charge pump regulator is disabled and the input supply voltage VDD is directly applied to the supply rail of the audio amplifier. In Mode-3, the audio amplifier is configured in Class-D operation. Lastly, the fourth low-to-high transition advances the device into Mode-4, where the charge pump regulator is also disabled and the input supply voltage VDD is directly applied to the supply rail of the audio amplifier. In Mode-3, the audio amplifier is configured in Class-D operation. Lastly, the fourth low-to-high transition advances the device into Mode-4, where the charge pump regulator is also disabled and the input supply voltage VDD is directly applied to the supply rail of the audio amplifier. In Mode-4, the audio amplifier is configured in Class-AB operation. The detailed timing diagram of the one-wire pulse control to select the operating mode is shown in Figure 33.




Figure 33: Timing Diagram of Operating Mode Control

Each individual pulse must be longer than a minimum of 1µs to be recognized. Any pulses shorter than 1µs may be ignored. Also, no more than four low-to-high transitions are recognized. Redundant low-to-high transitions after the fourth one will not alter the operating mode and the device remain in the final state, Mode-4. Also, all the digital pulses required for configuring the device in a specific mode must be received within 500 µs to be valid.

Whenever the CTRL pin is held low for more than 5ms, the device enters into shutdown mode, where all the internal circuitry is de-biased. Once the device is forced into shutdown mode, one or multiple digital pulses are required to return the device to the original mode of operation.

Mode	# of Pulses	Maximum Voltage Gain	Audio Amplifier Configuration	Charge Pump Regulator	ALC Functionality
Mode-1	1	26dB (21X)	Class-G	Enable	Set by ALC Pin
Mode-2	2	23dB (15X)	Class-G	Enable	Set by ALC Pin
Mode-3	3	23dB (15X)	Class-D	Disable	Set by ALC Pin
Mode-4	4	23dB (15X)	Class-AB	Disable	Disable

Table 2: Operating Mode Table

VOLTAGE GAIN SETTING

To accommodate for various levels of audio inputs, two voltage gain settings are available for the audio amplifier in ft2815. The voltage gain is selected via one-wire pulse control at the CTRL pin, as described in Table 2. It can also be fine-adjusted by inserting an external input resistor R_{IN} in series with an input capacitor C_{IN} to both differential inputs, INN and INP, individually. Equation 1 described the voltage gain for Mode-1 operation and Equation 2 for Mode-2, 3, 4 operations. In both equations, A_V is the voltage gain of the audio amplifier and R_{IN} is the external input resistor and expressed in $k\Omega$. Table 3 shows example resistor values of R_{IN} for specific voltage gains in three operating modes.

$$A_V = \frac{425}{R_{IN} + 20}$$
 , for Mode-1 (1)

$$A_V = \frac{300}{R_{IN} + 20}$$
 , for Mode-2, 3, 4 (2)



Operating Mode	R _{IN} (kΩ)	0	3.3	6.8	10	14	18	22
Mode 1	A _V (V/V)	21	18	16	14	12.5	11	10
Mode-1	A _V (dB)	26	25	24	23	22	21	20
Mada 2, 2, 4	A _V (V/V)	15	13	11	10	9	8	7
Mode-2, 3, 4	A _V (dB)	23	22	21	20	19	18	17

Table 3: Example Resistor Values of RIN for Specific Voltage Gains

The choice of the voltage gain will highly influence the loudness and quality of audio sounds. In general, the higher the voltage gain is, the louder the sound is perceived. However an excessive voltage gain may cause the audio outputs to be severely compressed or clipped for high-level (loud) audio sounds. On the other hand, an unusually low gain may cause relatively low-level (quiet) sounds soft or inaudible. Thus it is crucial to choose a proper voltage gain for high audio quality.

The voltage gain is chosen based upon various system-level considerations including the boosted supply voltage, maximum input level of the audio source, output power rating, and desired sound effect. As an example, Table 4 shows the voltage gains for various audio input levels. In the table, R_{IN} is the external input resistor in series with the input capacitor. Typically, the voltage gain of audio amplifiers is set between 26dB (21X) and 17dB (7X), which corresponds to an external input resistor between 0Ω (in Mode-1) and $22k\Omega$ (in Mode-2, 3, 4), respectively.

V _{IN, MAX}	IN, MAX RIN Operating		Class-G Output		
(V _{RMS})	(kΩ)	Mode	A _V (V/V)	A _V (dB)	
0.35	3.3	Mode-1	18	25	
0.50	14	Mode-1	13	22	
	3.3	Mode-2	13	22	
0.70	14	Mode-2	9	19	
1.0	22	Mode-2	7	17	

Table 4: Example Voltage Gain Settings for Various Audio Input Levels

The voltage gain can be also expressed in Equation 3. In the equation, VIN, MAX (in VRMS) is the maximum input level of the audio source, PVDD (in volts) is the boosted supply voltage, and α is a design parameter that determines the ALC dynamic range (maximum attention) and typically ranges from 0.65 to 1.2. Higher α values result in wider ALC range (maximum attenuation) and higher average output power (loudness) with some degree of compression for high-level audio sounds. Conversely, lower α values result in narrower ALC range and lower average output power (loudness) with minimum or no compression for high-level audio sounds.

$$A_{V} = \frac{\alpha \times PVDD}{V_{IN, MAX}}$$
(3)

AUTOMATIC LEVEL CONTROL (ALC)

The automatic level control is to maintain the audio outputs for a maximum voltage swing without clipping distortion when an excessive input that may cause output clipping is applied. With ALC, the ft2815 lowers the voltage gain of the amplifier to an appropriate value such that output clipping is substantially eliminated.




Figure 34: Automatic Level Control (ALC) Function Diagram

Attack is where the voltage gain of the audio amplifier decreases until output clipping is substantially eliminated. Release is where the voltage gain of the audio amplifier recovers (increases) until it reaches to a value that is maximally allowed without output clipping.

ALC MODE CONTROL

When operating in Mode-1, 2, or 3, the device can be configured in ALC or Non-ALC mode via the ALC pin, as described in Table 5. When the ALC pin is shorted to VDD through a $10k\Omega$ resistor, the ft2815 operates in Non-ALC mode. The Non-ALC operation is typically chosen for applications where maximum audio loudness is much desired and the amount of output clipping distortions can be reliably controlled at the audio source. In other ALC pin configurations, the ft2815 operates in ALC mode with one of three audio dynamic characteristics. For most applications, the ALC mode of operation is preferred for its capability to substantially eliminate output clipping distortion, excessive power dissipation, and speaker over-load.

Three sets of ALC dynamic characteristics can be selected for specific sound effects, as described in Table 5. The ALC-3 mode (ALC pin unconnected) tends to play music in a most dynamic manner with some extent of clipping distortion and higher average output power (loudness). Conversely, the ALC-1 mode (ALC pin shorted to GND) tends to play music in a most mellow manner with negligible amount of clipping distortion and lower average output power.

The ALC pin and its associated control are activated only when the device operates in Mode-1, 2, or 3. In Mode-4, the ALC control is disabled, regardless of the ALC pin configuration.

ALC	ALC	Sound Effects	
Pin Configuration	Mode	Loudness (Sound Pressure)	Output Clipping Distortion
10kΩ to VDD	Non-ALC	Potentially highest loudness	No control on output clipping
Unconnected	ALC-3	Most dynamic sound (Highest loudness under ALC)	Acceptable output clipping
$51k\Omega$ to GND	ALC-2	Medium loudness	Slight output clipping
Short to GND	ALC-1	Most mellow sound (Lowest loudness under ALC)	Minimum output clipping

Table 5: ALC Mode Control

SHUTDOWN AND STARTUP

The ft2815 employs CTRL pin to minimize power consumption while it is not in use. When the CTRL pin is pulled to ground for more than 0.25 milliseconds (T_{SHDN} , Shutdown Time), the ft2815 is forced into shutdown mode and initiates a process of shutdown. At the end of the shutdown process, all the analog circuitry is de-biased, the supply current is reduced to be less than 1µA, and the differential outputs are individually shorted to ground through internal resistors (2k Ω). Once in shutdown mode, the CTRL pin must remain low for at least 5



milliseconds (T_{SD} , Shutdown Settling Time) before it can be brought high. Once the CTRL pin is brought high again, the ft2815 exits out of shutdown mode and resumes normal operation after the startup time (T_{STUP}) of 40 milliseconds.

Note that an internal pulldown resistor of $300k\Omega$ is included onto the CTRL pin. Thus, shutdown mode is the state when the power supply is first applied to the device.

It is recommended to assert CTRL high to exit the device out of shutdown mode only after the device is properly powered up. Also, place the amplifier in shutdown mode prior to removing the supply voltage.

CLICK-AND-POP SUPPRESSION

The audio power amplifier in ft2815 features comprehensive click-and-pop suppression. During startup, the click-and-pop suppression circuitry reduces audible transients internal to the device. When entering into shutdown mode, the differential audio outputs ramp down to ground quickly and simultaneously.

BYPASS PIN

A reference voltage is internally generated and provided to the BYP pin. Add a 0.1µF low-ESR ceramic capacitor to the pin.

PROTECTION MODES

Against various operating faults for safe and reliable operation, the ft2815 features comprehensive protection modes including Under-Voltage Lockout (UVLO), Over-Current Protection (OCP), and Over-Temperature Shutdown (OTSD).

Under-Voltage Lockout (UVLO)

The ft2815 incorporates circuitry to detect a low supply voltage. When the supply voltage is first applied, the ft2815 remains inactive until the supply voltage exceeds 2.2V (V_{UVLU}). When the supply voltage is removed and drops below 2.0V (V_{UVLD}), the ft2815 enters into shutdown mode immediately.

Over-Temperature Shutdown (OTSD)

When the die temperature exceeds a preset threshold (160°C), the device enters into over-temperature shutdown mode, where two differential outputs are pulled to ground through an internal resistor ($2k\Omega$) individually. The device will resume a normal operation once the die temperature returns to a lower temperature, which is about 20°C lower than the threshold.

Over-Current Protection (OCP)

During operation, the ft2815 constantly monitors the output of Class-D audio amplifier for any over-current or short-circuit conditions. When a short-circuit condition between two differential outputs, differential output to PVDD or ground is detected, the output stage of the amplifier is immediately forced into high impedance state. Once the fault condition persists over a prescribed period, the ft2815 then enters into shutdown mode and remains in this mode for about 200 milliseconds. During shutdown, the power switches of the charge pump regulator are also turned off, and the PVDD is discharged through an internal resistor to ground.

When shutdown mode times out, the ft2815 will initiate another startup sequence and then check if the short-circuit condition has been removed. Meanwhile, the charge pump regulator tries to bring PVDD up to the preset voltage again. If the fault condition is still present, the ft2815 will repeat itself for the process of a startup followed by detection, qualification, and shutdown. It is the so-called hiccup mode of operation. Once the fault condition is removed, the ft2815 automatically restores to its normal mode of operation.

Although the output stage of the Class-D audio amplifier can withstand a short between VOP and VON, do not connect either output directly to GND, VDD, PVDD, or PVOUT as this might damage the device permanently.



CLASS-D AUDIO AMPLIFIER

The Class-D audio amplifier in ft2815 operates in much the same way as traditional Class-D amplifiers and similarly offers much higher power efficiency than Class-AB amplifiers. The high efficiency of Class-D operation is achieved by the switching operation of the output stage of the amplifier. The power loss associated with the output stage is limited to the conduction and switching loss of the power switches, which are much less than the power loss associated with a linear output stage in Class-AB amplifiers.

Fully Differential Amplifier

The ft2815 includes a fully differential amplifier with differential inputs and outputs. The fully differential amplifier ensures that the differential output voltage is equal to the differential input voltage times the amplifier gain. Although the ft2815 supports for a single-ended input, differential inputs are much preferred for applications where the environment can be noisy in order to ensure maximum SNR.

Low-EMI Filterless Output Stage

Traditional Class-D amplifiers require a LC output filter to recover the audio signal from the amplifier's output. The filter adds cost, increases the solution size of the amplifier, and can adversely affect efficiency and THD+N performance.

The ft2815 does not require an output filter. The device relies on the inherent inductance of the speaker coil and the natural filtering of both the speaker and the human ear to recover the audio component of the square-wave output. By eliminating the output filter, a smaller, less costly, and more efficient solution can be accomplished.

Because the frequency of the ft2815 output is well beyond the bandwidth of most speakers, voice coil movement due to the square-wave frequency is very small. Although this movement is small, a speaker not designed to handle the additional power can be damaged. For optimal performance, use a speaker with a series inductance greater than 10μ H. Typical 4Ω speakers exhibit series inductances in the range from 10μ H to 47μ H.

Ferrite Bead EMI Filter

The ft2815 does not require LC output filters for connections from the amplifier to the speaker. However, EMI emission can be further suppressed by use of a simple ferrite bead filter comprising a ferrite bead and a capacitor, as shown in Figure 35. Choose a ferrite bead with low DC resistance (DCR) and high impedance $(100\Omega \sim 470\Omega)$ at high frequencies (>100MHz). The current flowing through the ferrite bead must be also taken into consideration. The effectiveness of ferrites can be greatly aggravated at much lower than the rated current values. Choose a ferrite bead with a rated current value no less than 3A. The capacitor value varies based on the ferrite bead chosen and the actual speaker lead length. Choose a capacitor less than 1nF based on EMI performance. Place each ferrite bead filter tightly together and individually close to VOP and VON pins respectively.




Figure 35: Ferrite Bead Filter to Reduce EMI

Class-D Output RC Snubber Circuit

For applications where speaker load resistances are 4Ω or less with long speaker wires, it may become necessary to add a snubber circuit across the two output pins, VOP and VON, to prevent the device from accelerated deterioration or abrupt destruction due to excessive inductive flybacks that are induced on fast output switching or by an over-current or short-circuit condition. The snubber circuit can also help lower EMI emission of Class-D outputs.



Figure 36 shows a simple RC snubber circuit with suggested values of R_3 in the range of $2.2\Omega \sim 4.7\Omega$ and C_3 in the range of $3.3nF \sim 4.7nF$. Generally, a higher C_3 is more effective to lower the voltage spikes (overshoots and undershoots) at VOP and VON pins, however, at the expense of efficiency degradation. The actual R_3 and C_3 values used for the snubber circuit are specific to each individual design and must take into account the parasitic reactance of the system board to reach proper values of R_3 and C_3 . As a good starting point, use $R_3=3.3\Omega$ and $C_3=3.3nF$ for evaluation to ensure that the voltage spikes at VOP and VON pins on the actual system board are well within their absolute maximum ratings and that the aggravated degradation in efficiency is acceptable. Pay close attention to the layout of the RC snubber circuit to be tight and close to VOP and VON pins.




Figure 36: Class-D Output RC Snubber Circuit

Input Resistors (RIN)

In ft2815, a pair of $20k\Omega$ input resistors is internally integrated onto INP and INN pins individually. Internal input resistors bring such benefits as fewer variations on PSRR and minimum turn-on pop noise since on-chip resistors tend to match well. Additional input resistors can be externally added onto INP and INN pins respectively to fine-adjust for a specific voltage gain. The value of external input resistors must be included in the calculation of overall voltage gain, as described in Equation 4, as well as the selection of proper input capacitors, as described in Equation 5. As shown in Equation 4, the external input resistors attenuate the original voltage gain by the ratio of [R_{INTERNAL} / (R_{IN}+R_{INTERNAL})], where R_{INTERNAL}=20kΩ.

$$A_{V} = A_{V0} \times [R_{INTERNAL} / (R_{IN} + R_{INTERNAL})]$$
(4)
where $A_{V0} = 21X$ (26dB), for Mode-1
and $A_{V0} = 15X$ (23dB), for Mode-2, 3, 4

Input Capacitors (C_{IN})

Input DC decoupling capacitors for audio inputs are recommended. The input DC decoupling capacitors will remove the DC bias from audio inputs. The input capacitor C_{IN} and input resistors (R_{IN} plus $R_{INTERNAL}$) form a highpass filter with the corner frequency, fC, _{HPF} defined in Equation 5. In the equation, R_{IN} is the external input resistor and $R_{INTERNAL}$ is the internal input resistor of $20k\Omega$.

$$f_{C, HPF} = \frac{1}{2x\pi x (R_{IN} + R_{INTERNAL}) x C_{IN}}$$
(5)

It is noted that variations of the external input resistance affect the voltage gain A_V as well as the corner frequency $f_{C, HPF}$. Choose R_{IN} with a tolerance of 2% or better, if possible.

Choose C_{IN} such that the fC is well below the lowest frequency of interest. Setting fC too high affects the low frequency response of the amplifier. Consider an example where the specification calls for A_V =23dB and a flat frequency response down to 10Hz. Assume that the device is configured in Mode-1 and R_{IN} =10k Ω , C_{IN} is calculated to be 0.53µF; thus 0.47µF, as a common choice of capacitances, can be chosen for C_{IN} .

Any mismatch in resistance or capacitance between two audio inputs will cause a mismatch in the corner frequencies. Severe mismatch of external components may also cause turn-on/off pop noise or PSRR, CMRR performance degradation. Choose C_{IN} with a tolerance of ±2% or better, if possible.



The impedance seen at two audio inputs shall be limited to an $R_{IN}C_{IN}$ time constant less than 5 milliseconds, thus allowing C_{IN} to be fully charged during the startup time of 40 milliseconds. If the input capacitors C_{IN} are not fully charged during the startup time, mismatch in resistance or capacitance between two audio inputs may cause pop noise.

For best noise performance, use differential inputs from the audio source. In single-ended input applications, the unused inputs of ft2815 must be AC-grounded to the ground at the audio source.

PRINTED CIRCUIT BOARD (PCB) LAYOUT CONSIDERATIONS

Ground Plane - It is required to use a solid metal plane with sufficiently wide area as a central ground connection (GND) for ft2815. The power ground pins, CGND and PGND, are directly shorted to the ground plane GND, which serves as a central "star" ground for ft2815. Use a single point of connection between the analog ground AGND and the ground plane to minimize the coupling of high-current switching noise onto audio signals.

Supply Decoupling Capacitors – Place a 10 μ F low-ESR ceramic capacitor C_{VDD1} as close as possible to the VDD pin. Also, in tandem, add a small low-ESR ceramic capacitor of 0.1 μ F for high-frequency decoupling. For higher audio output power (2W or greater) applications, place an additional bulk electrolytic capacitor C_{VDD2} (100 μ F or greater) in tandem with C_{VDD1}.

Boosted Supply Decoupling Capacitors – Place a 1 μ F, 16V low-ESR ceramic capacitor C_{PVDD} as close as possible to the PVDD pin. Also, in tandem, add a small low-ESR ceramic capacitor of 0.01 μ F for high-frequency decoupling.

Charge Pump Flying Capacitor – Place a 4.7μ F low-ESR ceramic capacitor C_F as close as possible to CP and CN pins.

Charge Pump Output Capacitors - Place a 10 μ F, 16V low-ESR ceramic capacitor C_{PVOUT1} as close as possible to the PVOUT pin. In tandem, add a small low-ESR ceramic capacitor of 0.1 μ F for high-frequency decoupling. For higher audio output power (2W or greater) applications, place an additional bulk electrolytic capacitor C_{PVOUT2} (220 μ F or greater) in tandem with C_{PVOUT1}.

Ferrite Bead EMI Filter – The ferrite bead EMI filters should be placed tightly together and individually close to the audio output pins, VOP and VON respectively. For best EMI performance, keep the current loop, traversing from each of the audio outputs through the ferrite bead, the small filter capacitor, and back to PGND, as short as possible.

Class-D Output RC Snubber – Place the RC snubber circuit tightly together and close to VOP and VON pins.

Power Dissipation - The maximum output power of ft2815 can be severely limited by its thermal dissipation capability. To ensure the device operating properly and reliably at its maximum output power without incurring over-temperature shutdown, the following guidelines are given for optimum thermal dissipation capability:

- Fill both top and bottom layers of the system board with solid GND metal traces.
- Solder the thermal pad directly onto a grounded metal plane.
- Place lots of equally-spaced vias underneath the thermal pad connecting the top and bottom layers of GND. The vias are connected to a solid metal plane on the bottom layer of the board.
- Reserve wide and uninterrupted areas along the thermal flow on the top layer, i.e., no wires cutting through the GND layer and obstructing the thermal flow.
- Place the Input/output capacitors of the charge pump regulator tightly together and on the same layer of the board with ft2815.
- Avoid using vias for traces carrying high current.

TYPICAL APPLICATION CIRCUITS




Figure 37: Differential Audio Inputs in ALC-2 Mode





Figure 38: Differential Audio Inputs with Selectable Non-ALC/ALC-1 Mode

Note: The bold lines indicate high current paths and their respective traces are required to be as wide and short as possible on the system board for high power applications.




PHYSICAL DIMENSIONS



QFN3x3-16L PACKAGE OUTLINE DIMENSIONS

Top View

Bottom View



Side	View
0140	1 1 0 11

Carrelt a 1	Dimensions in	n Millimeters	Dimensions in Inches		
Symbol	Min.	Max.	Min.	Max.	
А	0.450/0.500/0.550	0.550/0.600/0.650	0.018/0.020/0.022	0.022/0.024/0.026	
A1	0.000	0.050	0.000	0.002	
A3	0.152	2REF.	0. 006REF.		
D	2.924	3.076	0.115	0.121	
E	2.924	3.076	0.115	0.121	
D1	1.800	2.000	0.071	0.079	
E1	1.800	2.000	0.071	0.079	
k	0.200	OMIN.	0.008MIN.		
b	0.230	0.330	0.009	0.013	
е	0.500	DTYP.	0. 020TYP.		
L	0.250	0.350	0.010	0.014	
L1	0.013	0.113	0.000	0.004	



IMPORTANT NOTICE

1. Disclaimer: The information in document is intended to help you evaluate this product. Fangtek, LTD. makes no warranty, either expressed or implied, as to the product information herein listed, and reserves the right to change or discontinue work on this product without notice.

2. Life support policy: Fangtek's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president and general counsel of Fangtek Inc. As used herein

Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

3. Fangtek assumes no liability for incidental, consequential or special damages or injury that may result from misapplications or improper use or operation of its products

4. Fangtek makes no warranty or representation that its products are subject to intellectual property license from Fangtek or any third party, and Fangtek makes no warranty or representation of non-infringement with respect to its products. Fangtek specifically excludes any liability to the customer or any third party arising from or related to the products' infringement of any third party's intellectual property rights, including patents, copyright, trademark or trade secret rights of any third party.

5. The information in this document is merely to indicate the characteristics and performance of Fangtek products. Fangtek assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the document presented herein. Fangtek makes no warranty with respect to its products, express or implied, including, but not limited to the warranties of merchantability, fitness for a particular use and title.

6. Trademarks: The company and product names in this document may be the trademarks or registered trademarks of their respective manufacturers. Fangtek is trademark of Fangtek, LTD.

CONTACT INFORMATION

Fangtek Electronics (Shanghai) Co., Ltd

Room 501A, No.10, Lane 198, Zhangheng Road Zhangjiang Hi-tech Park, Pudong District Shanghai, China, 201204

> Tel: +86-21-61631978 Fax: +86-21-61631981 Website: www.fangtek.com.cn