


## WPM3028


Single P-Channel, -30V, -22A, Power MOSFET

[Http://www.sh-willsemi.com](http://www.sh-willsemi.com)

V <sub>DS</sub> (V)	Typical R <sub>DS(on)</sub> (mΩ)
-30	11 @ V <sub>GS</sub> =-10V
	15 @ V <sub>GS</sub> =-5V




Top View



Bottom View

### Description


The WPM3028 is P-Channel enhancement MOS Field Effect Transistor. Uses advanced trench technology and design to provide excellent R<sub>DS(ON)</sub> with low gate charge. This device is suitable for use in DC-DC conversion, power switch and charging circuit. Standard Product WPM3028 is Pb-free.



Pin configuration (Top view)

### Features

- Trench Technology
- Super high density cell design
- Excellent ON resistance
- Extremely Low Threshold Voltage
- Small package DFN3X3-8L



3028 = Device Code  
 PS = Special Code  
 Y = Year  
 W = Week(A~z)

### Marking

### Applications

- DC/DC converters
- Power supply converters circuit
- Load/Power Switching for portable device

### Order information

Device	Package	Shipping
WPM3028-8/TR	DFN3X3-8L	3000/Tape&Reel

### Absolute Maximum ratings

Parameter	Symbol	Maximum	Unit	
Drain-Source Voltage	$V_{DS}$	-30	V	
Gate-Source Voltage	$V_{GS}$	±25		
Continuous Drain Current <sup>d</sup>	$I_D$	$T_C=25^{\circ}C$	-22	A
		$T_C=70^{\circ}C$	-22	A
Pulsed Drain Current <sup>c</sup>	$I_{DM}$	-88	A	
Continuous Drain Current	$I_{DSM}$	$T_A=25^{\circ}C$	-14	A
		$T_A=70^{\circ}C$	-11	
Avalanche Energy L=0.3mH	$E_{AS}$	97	mJ	
Power Dissipation <sup>b</sup>	$P_D$	$T_C=25^{\circ}C$	43	W
		$T_C=70^{\circ}C$	27	
Power Dissipation <sup>a</sup>	$P_{DSM}$	$T_A=25^{\circ}C$	4.5	W
		$T_A=70^{\circ}C$	2.8	
Operating Junction Temperature	$T_J$	-55 to 150	°C	
Storage Temperature Range	$T_{STG}$	-55 to 150	°C	

### Thermal resistance ratings







Single Operation					
Parameter	Symbol	Typical	Maximum	Unit	
Junction-to-Ambient Thermal Resistance <sup>a</sup>	$R_{\theta JA}$	$t \leq 10\text{ s}$	21	28	°C/W
		Steady State	46	58	
Junction-to-Case Thermal Resistance	$R_{\theta JC}$	2.1	3		






**Note:**



- a The value of  $R_{\theta JA}$  is measured with the device mounted on 1-inch<sup>2</sup> (6.45cm<sup>2</sup>) with 2oz.(0.071mm thick) Copper pad on a 1.5\*1.5 inch<sup>2</sup>, 0.06-inch thick FR4 PCB, in a still air environment with  $T_A = 25^{\circ}C$ . The power dissipation  $P_{DSM}$  is based on  $R_{\theta JA}$   $t \leq 10s$  value and the  $T_{J(MAX)}=150^{\circ}C$ . The value in any given application is determined by the user's specific board design.
- b The power dissipation  $P_D$  is based on  $T_{J(MAX)}=150^{\circ}C$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- c Repetitive rating, ~10us pulse width, duty cycle ~1%, keep initial  $T_J = 25^{\circ}C$ , the maximum allowed junction temperature of 150°C.
- d The maximum current rating by source bonding technology.
- e The static characteristics are obtained using ~380us pulses, duty cycle ~1%.
- f Guaranteed by design


**Electronics Characteristics (Ta=25°C, unless otherwise noted)**

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>						
Drain-to-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0\text{ V}, I_D = -250\mu\text{A}$	-30			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -24\text{ V}, V_{GS} = 0\text{ V}$			-1	$\mu\text{A}$
Gate-to-source Leakage Current	$I_{GSS}$	$V_{DS} = 0\text{ V}, V_{GS} = \pm 25\text{ V}$			$\pm 100$	nA
<b>ON CHARACTERISTICS</b>						
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = -250\mu\text{A}$	-1.0	-1.8	-3.0	V
Drain-to-source On-resistance	$R_{DS(on)}$	$V_{GS} = -10\text{ V}, I_D = -10\text{ A}$		11	15	m $\Omega$
		$V_{GS} = -5\text{ V}, I_D = -7\text{ A}$		15	20	
Forward Transconductance	$g_{FS}$	$V_{DS} = -5\text{ V}, I_D = -8\text{ A}$		7	16	S
Maximum Body-Diode Continuous Current <sup>f</sup>	$I_S$				-22	A
<b>CHARGES, CAPACITANCES AND GATE RESISTANCE</b>						
Input Capacitance	$C_{ISS}$	$V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}, V_{DS} = -15\text{ V}$		2106		pF
Output Capacitance	$C_{OSS}$			353		
Reverse Transfer Capacitance	$C_{RSS}$			274		
Total Gate Charge	$Q_{G(TOT)}$	$V_{GS} = -10\text{ V}, V_{DS} = -15\text{ V}, I_D = -10\text{ A}$		38		nC
Threshold Gate Charge	$Q_{G(TH)}$			4		
Gate-to-Source Charge	$Q_{GS}$			7.7		
Gate-to-Drain Charge	$Q_{GD}$			6.5		
Gate Resistance	$R_g$	$V_{GS} = 0\text{ V}, V_{DS} = 0\text{ V}, f = 1\text{ MHz}$		10		$\Omega$
<b>SWITCHING CHARACTERISTICS</b>						
Turn-On Delay Time	$t_d(ON)$	$V_{GS} = -10\text{ V}, V_{DS} = -15\text{ V}, I_D = -5\text{ A}, R_G = 6\Omega$		18		ns
Rise Time	$t_r$			24		
Turn-Off Delay Time	$t_d(OFF)$			114		
Fall Time	$t_f$			47		
<b>BODY DIODE CHARACTERISTICS</b>						
Forward Voltage	$V_{SD}$	$V_{GS} = 0\text{ V}, I_S = -1\text{ A}$		-0.8	-1.2	V


**Typical Characteristics (Ta=25°C, unless otherwise noted)**

**Output Characteristics <sup>e</sup>**

**Transfer Characteristics <sup>e</sup>**

**On-Resistance vs. Drain Current <sup>e</sup>**

**On-Resistance vs. Gate-to-Source Voltage <sup>e</sup>**

**On-Resistance vs. Junction Temperature <sup>e</sup>**

**Threshold Voltage vs. Temperature**


**Capacitance**

**Body Diode Forward Voltage<sup>e</sup>**

**Single Pulse power**

**Safe Operating Power**

**Gate Charge Characteristics**


**Transient Thermal Response (Junction-to-Case)**

**Transient Thermal Response (Junction-to-Ambient)**


**PACKAGE OUTLINE DIMENSIONS**
**DFN3x3-8L**


TOP VIEW




BOTTOM VIEW






SIDE VIEW

Symbol	Dimensions in Millimeters		
	Min.	Typ.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A2	0.20Ref		
D	2.90	3.00	3.10
E	2.90	3.00	3.10
D1	2.35	2.40	2.45
E1	1.65	1.70	1.75
b	0.25	0.30	0.35
e	0.65BSC		
L	0.37	0.42	0.47

**RECOMMENDED LAND PATTERN (Unit: mm)**
**DFN3X3-8L**

**Unit:mm**
**Notes:**

*This recommended land pattern is for reference purposes only. Please consult your manufacturing group to ensure your PCB design guidelines are met.*



**TAPE AND REEL INFORMATION**
**Reel Dimensions**

**Tape Dimensions**

**Quadrant Assignments For PIN1 Orientation In Tape**


RD	Reel Dimension	<input type="checkbox"/> 7inch	<input checked="" type="checkbox"/> 13inch
W	Overall width of the carrier tape	<input type="checkbox"/> 8mm	<input checked="" type="checkbox"/> 12mm <input type="checkbox"/> 16mm
P1	Pitch between successive cavity centers	<input type="checkbox"/> 2mm	<input type="checkbox"/> 4mm <input checked="" type="checkbox"/> 8mm
Pin1	Pin1 Quadrant	<input checked="" type="checkbox"/> Q1	<input type="checkbox"/> Q2 <input type="checkbox"/> Q3 <input type="checkbox"/> Q4