


Description

The AP9N90F/T/P is silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency.

General Features

V_{DS} = 900V I_D =9A

 $R_{DS(ON)}$ < 1000m Ω @ V_{GS} =10V (Type: 920m Ω)





Application

Uninterruptible Power Supply(UPS)

Power Factor Correction (PFC)







Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP9N90F	TO-220F-3L	AP9N90F XXX YYYY	1000
AP9N90P	TO-220-3L	AP9N90P XXX YYYY	1000
AP9N90T	TO-263-3L	AP9N90T XXX YYYY	800

Absolute Maximum Ratings (T_C=25°C unless otherwise noted)

Symbol Parameter		Value	Units	
VDSS	Drain-Source Voltage 900		V	
VGS	Gate-Source Voltage	± 30	V	
I _D @T _C =25°C	@T _C =25℃ Drain Current, V _{GS} @ 10V		Α	
I _D @T _C =100°C Drain Current, V _{GS} @ 10V		5.8	А	
IDM Drain Current - Pulsed		36	Α	
EAS	Single Pulsed Avalanche Energy	576	mJ	
IAR	Avalanche Current	9	Α	
EAR	Repetitive Avalanche Energy	53	mJ	
dv/dt	Peak Diode Recovery dv/dt	5	V/ns	
P _D	P _D Power Dissipation 31.2		W	
Tj , [⊤] stg	, ^T stg Operating and Storage Temperature Range -55 to +150		οС	
RθJC	Thermal Resistance, Junction-to-Case	4.0	°C/W	
RθJA	Thermal Resistance, Junction-to-Ambient	48.0	°C/W	





Electrical Characteristics (T_J=25°C, unless otherwise noted)


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	900	1000		V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage TemperatureCoefficient	I _D =250μA, Referenced to25°C		0.74		V/°C
IDSS	Zero Gate Voltage Drain Current	V _{DS} = 900 V, V _{GS} = 0 V			1	μA
IDSS	Zero Gate Voltage Drain Current	V _{DS} = 720 V, TC = 125°C			10	μA
IGSSF	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
IGSSR	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{DS} = 0 V			-100	nA
VGS(TH)	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 uA	2.0		4.0	V
RDS(On)	Drain-Source On-state Resistance	V _{GS} =10 V, I _D =4.5 A,		975	1200	mΩ
gFS	Forward Transconductance	V _{DS} = 40 V, I _D = 4.5 A		11		S
C _{iss}	Input Capacitance			2752		pF
Coss	Output Capacitance	V _{DS} =25 V, V _{GS} =0V, f=1.0 MHz		206		pF
Crss	Reverse Transfer Capacitance			36		pF
td(on)	Turn On Delay Time			33		ns
t _r	Rising Time	V _{DD} =450 V, ID=9A,		57		ns
td(off)	Turn Off Delay Time	R_G =25 Ω		270		ns
t _f	Fall Time			91		ns
Q_g	Total Gate Charge	\/ 450\/ ID=0.4		80		nC
Q_{gs}	Gate-Source Charge	V _{DS} =450V, ID=9A, V _{GS} =10V		12		nC
Q_{gd}	Gate-Drain Charge	V GS-10 V		38		nC
ISM	Maximum Pulsed Drain-Source Diode Forward Current				36	Α
V _{SD}	Diode Forward Voltage	V _{GS} = 0 V, I _S = 9 A			1.4	V
trr	Reverse Recovery Time	V _{GS} =0V, I _S =9A, dI _F /dt=100 A/µs		533		ns
Q _{rr}	Reverse Recovery Charge	Note4)		6.2		μC
	1	ı		·		

Note:

- 1. The data tested by surface mounted on a 1 inch2 FR-4 board with 2OZ copper.
- 2. The EAS data shows Max. rating . L=4.1Mh IAS=18A, VDD=50V, RG=25 Ω , Starting TJ = 25 $^{\circ}$ C
- 3、The test condition is Pulse Test: Pulse width ≤ 300μ s, Duty Cycle ≤ 1%
- 4. The power dissipation is limited by 150 $^{\circ}\mathrm{C}$ junction temperature
- 5、The data is theoretically the same as ID and IDM, in real applications, should be limited by total power dissipation.



Typical Characteristics






Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics

Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 6. Gate Charge Characteristics






Figure 7. Breakdown Voltage Variation vs Temperature




Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs Case Temperature

Figure 8. On-Resistance Variation






Figure 11. Transient Thermal Response Curve

150



Package Mechanical Data-TO-247-3L







Attention

- 1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement,etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.





AP9N90FIPIT

900V N-Channel Enhancement Mode MOSFET

Edition	Date	Change
Rve1.0	2020/1/31	Initial release

Copyright Attribution"APM-Microelectronice"