

### General Description

UCC27524 is a dual-channel, high-speed, low-side gate driver device capable of effectively driving MOSFET and IGBT power switches.

UCC27524 can deliver high peak current pulses of up to 5A source and 5A sink with extremely small propagation delay from inputs to outputs (typically 22ns). In addition, the delay matching between two channels of UCC27524 is less than 2ns and the two channels can connect in parallel with a single input signal.

The input pins are compatible with 5V and 3.3V, which offer excellent noise immunity.



### Features

- Wide Supply Voltage Range: 4.5V~30V
- Two Independent Gate Drive Channels
- 5A Peak Source and Sink Drive Current
- Fast Propagation Delays (22ns Typical)
- Fast Rise and Fall Times (7ns Typical)
- 1ns Typical Delay Matching Between Two Channels
- Two Inputs are in Parallel for Higher Driving Current
- Outputs Held Low when Inputs Floating
- DFN3×3 and SOP8 Package Options

### Applications


- Switched-Mode Power Supplies
- Motor Control
- Power MOSFET and IGBT Gate Driver

### Package/Order Information



Order Code	Package
UCC27524DR	SOP8
UCC27523DR	SOP8
UCC27525DR	SOP8
UCC27524ADR	DFN3×3
UCC27524ADR	DFN3×3
UCC27524ADR	DFN3×3

### Typical Application



### Pin Definitions

Pin Name	Pin Number	Pin Function Description
ENA	1	Channel A enable signal, ENA="L", Channel A output is Low; ENA="H", see the truth table for channel A output.
INA	2	Channel A input signal, control OUTA.
GND	3	GND
INB	4	Channel B input signal, control OUTB.
OUTB	5	Channel B drive output.
VDD	6	Power Supply
OUTA	7	Channel A drive output.
ENB	8	Channel B enable signal, ENB="L", Channel B output is Low; ENB="H", see the truth table for channel B output.

### Truth Table

Input				Output					
				UCC27524		UCC27523		UCC27525	
ENA	ENB	INA	INB	OUTA	OUTB	OUTA	OUTB	OUTA	OUTB
H/F	H/F	L	L	L	L	H	H	H	L
H/F	H/F	L	H	L	H	H	L	H	H
H/F	H/F	H	L	H	L	L	H	L	L
H/F	H/F	H	H	H	H	L	L	L	H
L	L	×	×	L	L	L	L	L	L
× <sup>(2)</sup>	×	F <sup>(1)</sup>	F	L	L	L	L	L	L

Note: (1) Floating state. (2) Any state.

### Block Diagram




Fig. 1 UCC27524




Fig. 2 UCC27523




Fig. 3 UCC27525



### Absolute Maximum Ratings

Supply Voltage VDD.....-0.3~32V  
Pin ENA, ENB, INA, INB.....-0.3~32V  
Pin OUTA, OUTB.....-0.3~32V  
Storage Temperature Range.....-55~150 °C  
Lead Temperature (Soldering, 10Secs).....260 °C

Package Thermal Resistance  $\theta_{JC}$  (DFN3×3).....45 °C /W  
Package Thermal Resistance  $\theta_{JC}$  <sup>(1)</sup> (SOP8).....40 °C /W  
HBM ESD Protection <sup>(2)</sup>..... ±3kV  
CDM ESD Protection <sup>(3)</sup>..... ±2kV

Note: (1) Thermal resistance from chip to top surface of plastic sealant.  
(2) Test standard: ESDA/JEDEC JS-001-2017.  
(3) Test standard: ESDA/JEDEC JS-002-2018.

### Recommended Operating Range

Supply Voltage, VDD.....4.5~30V  
Pin OUTA, OUTB.....0~30V

Pin ENA, ENB, INA, INB.....0~30V  
Operating Junction Temperature.....-40~150 °C

## Electrical Characteristics

(T<sub>J</sub>= 25°C, VDD=12V, C<sub>OUT</sub>=1.8nF, unless otherwise specified.)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Power Supply (VDD)</b>						
VDD voltage	VDD <sub>ON</sub>		4.1	4.5	4.9	V
VDD start-up threshold	VDD <sub>OFF</sub>		3.8	4.2	4.6	V
VDD under voltage hysteresis	V <sub>HYS</sub>	VDD <sub>ON</sub> -VDD <sub>OFF</sub>		0.3		V
VDD quiescent current	I <sub>VDDQ1</sub>	VDD=12V, OUT=High	0.4	0.6	1	mA
	I <sub>VDDQ2</sub>	VDD=12V, OUT=Low	0.15	0.3	0.45	mA
<b>Input Pin (ENA, ENB, INA, INB)</b>						
Input logic high voltage	V <sub>IH</sub>		1.9	2.1	2.3	V
Input logic low voltage	V <sub>IL</sub>		0.9	1.1	1.3	V
Pull down to ground resistance	R <sub>IPD</sub>		80	100	130	kΩ
Pull up the power resistance	R <sub>IPU</sub>		320	400	480	kΩ
<b>Output Pin (OUTA, OUTB)</b>						
High-side on resistance <sup>(1)</sup>	R <sub>ONSRC</sub>	I <sub>SRC</sub> =50mA	0.35	0.7	1.2	Ω
High-side peak current of power tube <sup>(1)</sup>	I <sub>SRC</sub>	C <sub>LOAD</sub> =0.22μF, F <sub>SW</sub> =1kHz		5		A
Low-side on resistance <sup>(1)</sup>	R <sub>ONSNK</sub>	I <sub>SNK</sub> =-50mA	0.2	0.4	0.8	Ω
Low-side peak current of power tube <sup>(1)</sup>	I <sub>SNK</sub>	C <sub>LOAD</sub> =0.22μF, F <sub>SW</sub> =1kHz		-5		A
Output pull-down resistance to ground <sup>(1)</sup>	R <sub>OPD</sub>		60	80	100	kΩ
Output rise time <sup>(2)</sup>	T <sub>r</sub>	10% to 90%VDD		6	10	ns
Output fall time <sup>(2)</sup>	T <sub>f</sub>	90% to 10%VDD		6	10	ns
Input signal to output flip to high level transmission delay <sup>(2)</sup>	T <sub>PLH1</sub>		15	22	30	ns
Input signal to output flip to low level transmission delay <sup>(2)</sup>	T <sub>PHL1</sub>		15	22	30	ns
Enable signal to output flip to high level transmission delay <sup>(2)</sup>	T <sub>PLH2</sub>		15	22	30	ns
Enable signal to output flip to low level transmission delay <sup>(2)</sup>	T <sub>PHL2</sub>		15	22	30	ns
Dual-channel matching delay <sup>(2)</sup>	T <sub>M</sub>			1	2	ns

### Parameter Definition




Fig. 4 Enable pin and output waveform diagram (Input and output in phase)




Fig. 5 Enable pin and output waveform diagram (Input and output reversed phase)




Fig. 6 Input and output waveform diagram (Input and output in phase)




Fig. 7 Input and output waveform diagram (Input and output reversed phase)






Fig. 8 Output waveform diagram (Input and output in phase)


### Typical Characteristics Plots




(a) Startup current VS  $T_j$




(b) Operating supply current VS  $T_j$




(c) Supply current VS  $T_j$




(d) UVLO threshold VS  $T_j$




(e) Input threshold VS  $T_j$




(f) Rise time VS  $T_j$




(g) Fall time VS  $T_j$




(h) Input to output propagation VS  $T_j$




(i) EN to output propagation VS T<sub>J</sub>




(j) Operating supply current VS Frequency




(k) Input to output propagation VS VDD



(l) EN to output propagation VS VDD



(m) Rise time VS VDD



(n) Fall time VS VDD



### Test Waveform




Fig. 10 Output rise time ( $C_L=1.8nF$ ,  $V_{DD}=12V$ )




Fig. 11 Output falling time ( $C_L=1.8nF$ ,  $V_{DD}=12V$ )




Fig. 12 Input to output flip to high propagation delay ( $C_L=1.8nF$ ,  $V_{DD}=12V$ )





Fig. 13 Input to output flip to low propagation delay ( $C_L=1.8nF$ ,  $V_{DD}=12V$ )


### Package Information

#### Package Information DFN3x3




Size Symbol	Min. (mm)	Typ. (mm)	Max. (mm)	Size Symbol	Min. (mm)	Typ. (mm)	Max. (mm)
A	0.7	0.75	0.8	E2	2.25	2.3	2.35
A1	0	0.02	0.05	L	0.375	0.475	0.575
A2	---	0.55	---	K	0.275 REF		
A3	0.203 REF			aaa	0.05		
b	0.2	0.25	0.3	ccc	0.1		
D	3 BSC			eee	0.08		
E	3 BSC			bbb	0.1		
e	0.65 BSC			fff	0.1		
D2	1.45	1.5	1.55				

## Tape and Reel Information



## Package Information SOP8



Symbol \ Size	Min. (mm)	Max. (mm)
A	1.450	1.750
A1	0.100	0.250
A2	1.350	1.550
b	0.330	0.510
c	0.170	0.250
D	4.700	5.100
E	5.800	6.200
E1	3.800	4.000
e	1.270 (BSC)	
L	0.400	1.270
θ	0°	8°

### Tape and Reel Information

