MARKING

## Onsemi

### **Micropower Voltage Reference Diodes**

## LM285, LM385B


The LM285/LM385 series are micropower two-terminal bandgap voltage regulator diodes. Designed to operate over a wide current range of 10 µA to 20 mA, these devices feature exceptionally low dynamic impedance, low noise and stable operation over time and temperature. Tight voltage tolerances are achieved by on-chip trimming. The large dynamic operating range enables these devices to be used in applications with widely varying supplies with excellent regulation. Extremely low operating current make these devices ideal for micropower circuitry like portable instrumentation, regulators and other analog circuitry where extended battery life is required.


The LM285/LM385 series are packaged in a low cost TO-226 plastic case and are available in two voltage versions of 1.235 V and 2.500 V as denoted by the device suffix (see Ordering Information table). The LM285 is specified over a -40°C to +85°C temperature range while the LM385 is rated from 0°C to +70°C.


The LM385 is also available in a surface mount plastic package in voltages of 1.235 V and 2.500 V.

#### Features

- Operating Current from 10 µA to 20 mA
- 1.0%, 1.5%, 2.0% and 3.0% Initial Tolerance Grades
- Low Temperature Coefficient
- 1.0 Ω Dynamic Impedance
- Surface Mount Package Available
- These Devices are Pb-Free and are RoHS Compliant







**ORDERING INFORMATION** 

See detailed ordering and shipping information on page 6 of this data sheet.




Figure 1. Representative Schematic Diagram

#### **MAXIMUM RATINGS** ( $T_A = 25^{\circ}C$ , unless otherwise noted)

Rating	Symbol	Value	Unit
Reverse Current	I <sub>R</sub>	30	mA
Forward Current	١ <sub>F</sub>	10	mA
Operating Ambient Temperature Range LM285 LM285	T <sub>A</sub>	-40 to +85 0 to +70	°C
Operating Junction Temperature	TJ	+150	°C
Storage Temperature Range	T <sub>stg</sub>	–65 to + 150	°C
Electrostatic Discharge Sensitivity (ESD) Human Body Model (HBM) Machine Model (MM) Charged Device Model (CDM)	ESD	4000 400 2000	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


#### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ , unless otherwise noted)


		LM285-1.2		LM385-1.2/LM385B-1.2				
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
$\begin{array}{l} \mbox{Reverse Breakdown Voltage (}I_{Rmin} \leq I_R \leq 20 \mbox{ mA}) \\ \mbox{LM285-1.2/LM385B-1.2} \\ \mbox{T}_A = T_{low} \mbox{ to } T_{high} \mbox{ (Note 1)} \\ \mbox{LM385-1.2} \\ \mbox{T}_A = T_{low} \mbox{ to } T_{high} \mbox{ (Note 1)} \end{array}$	V <sub>(BR)R</sub>	1.223 1.200 - -	1.235 _ _ _	1.247 1.270 - -	1.223 1.210 1.205 1.192	1.235 - 1.235 -	1.247 1.260 1.260 1.273	V
Minimum Operating Current $T_A = 25^{\circ}C$ $T_A = T_{low}$ to $T_{high}$ (Note 1)	I <sub>Rmin</sub>		8.0 _	10 20	_	8.0 _	15 20	μΑ
$ \begin{array}{l} \mbox{Reverse Breakdown Voltage Change with Current} \\ I_{Rmin} \leq I_R \leq 1.0 \mbox{ mA}, T_A = +25^\circ\mbox{C} \\ T_A = T_{low} \mbox{ to } T_{high} \mbox{ (Note 1)} \\ 1.0 \mbox{ mA} \leq I_R \leq 20 \mbox{ mA}, T_A = +25^\circ\mbox{C} \\ T_A = T_{low} \mbox{ to } T_{high} \mbox{ (Note 1)} \end{array} $	$\Delta V_{(BR)R}$	- - -	- - -	1.0 1.5 10 20	- - -	- - - -	1.0 1.5 20 25	mV
Reverse Dynamic Impedance $I_R = 100 \ \mu\text{A}, T_A = +25^{\circ}\text{C}$	Z	-	0.6	-	_	0.6	-	Ω
Average Temperature Coefficient 10 $\mu$ A $\leq$ I <sub>R</sub> $\leq$ 20 mA, T <sub>A</sub> = T <sub>low</sub> to T <sub>high</sub> (Note 1)	$\Delta V_{(BR)} / \Delta T$	-	80	_	_	80	_	ppm/°C
Wideband Noise (RMS) I_R = 100 $\mu A,  10 \; Hz  \leq  f  \leq  10 \; kHz$	n	-	60	-	_	60	_	μV
Long Term Stability I_R = 100 $\mu\text{A},\text{T}_\text{A}$ = +25°C $\pm$ 0.1°C	S	-	20	-	-	20	_	ppm/kHR
$\begin{array}{l} \mbox{Reverse Breakdown Voltage} (I_{Rmin} \leq I_R \leq 20 \mbox{ mA}) \\ \mbox{LM285-2.5/LM385B-2.5} \\ \mbox{T}_A = T_{low} \mbox{ to } T_{high} \mbox{ (Note 1)} \\ \mbox{LM385-2.5} \\ \mbox{T}_A = T_{low} \mbox{ to } T_{high} \mbox{ (Note 1)} \end{array}$	V <sub>(BR)R</sub>	2.462 2.415 _ _	2.5 _ _ _	2.538 2.585 _ _	2.462 2.436 2.425 2.400	2.5 - 2.5 -	2.538 2.564 2.575 2.600	V
	I <sub>Rmin</sub>	-	13 -	20 30	-	13 -	20 30	μΑ

		LM285-1.2			LM385-1.2/LM385B-1.2			
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
$\begin{array}{l} \mbox{Reverse Breakdown Voltage Change with Current} \\ I_{Rmin} \leq I_R \leq 1.0 \mbox{ mA}, \ T_A = +25^\circ C \\ T_A = T_{low} \ to \ T_{high} \ (Note \ 2) \\ 1.0 \ mA \leq I_R \leq 20 \ mA, \ T_A = +25^\circ C \\ T_A = T_{low} \ to \ T_{high} \ (Note \ 2) \end{array}$	$\Delta V_{(BR)R}$		- - -	1.0 1.5 10 20			2.0 2.5 20 25	mV
Reverse Dynamic Impedance $I_R = 100 \ \mu\text{A}, \ T_A = +25^{\circ}\text{C}$	Z	_	0.6	_	_	0.6	_	Ω
Average Temperature Coefficient 20 $\mu$ A $\leq$ I <sub>R</sub> $\leq$ 20 mA, T <sub>A</sub> = T <sub>low</sub> to T <sub>high</sub> (Note 2)	$\Delta V_{(BR)} / \Delta T$	-	80	_	-	80	_	ppm/°C
Wideband Noise (RMS) I_R = 100 $\mu\text{A},$ 10 Hz $\leq$ f $\leq$ 10 kHz	n	-	120	_	_	120	_	μV
Long Term Stability I_R = 100 $\mu$ A, T <sub>A</sub> = +25°C $\pm$ 0.1°C	S	_	20	_	_	20	_	ppm/kHR

2.  $T_{low} = -40^{\circ}C$  for LM285–1.2, LM285–2.5  $T_{high} = +85^{\circ}C$  for LM285–1.2, LM285–2.5  $T_{low} = 0^{\circ}C$  for LM385–1.2, LM385B–1.2, LM385B–2.5, LM385B–2.5  $T_{high} = +70^{\circ}C$  for LM385–1.2, LM385B–1.2, LM385B–2.5, LM385B–2.5







#### TYPICAL PERFORMANCE CURVES FOR LM285-2.5/385-2.5/385B-2.5

#### **ORDERING INFORMATION**

Device	Operating Temperature Range	Reverse Break–Down Voltage	Package	Shipping <sup>†</sup>
LM285D-1.2			SOIC-8	98 Units / Rail
LM285D-1.2G			SOIC-8 (Pb-Free)	98 Units / Rail
LM285D-1.2R2		1.235 V	SOIC-8	2500 / Tape & Reel
LM285D-1.2R2G		[	SOIC-8 (Pb-Free)	2500 / Tape & Reel
LM285D-2.5			SOIC-8	98 Units / Rail
LM285D-2.5G		2.500 V	SOIC-8 (Pb-Free)	98 Units / Rail
LM285D-2.5R2		2.500 V	SOIC-8	2500 / Tape & Reel
LM285D-2.5R2G			SOIC-8 (Pb-Free)	2500 / Tape & Reel
LM285Z-1.2			TO-92	2000 Units / Bag
LM285Z-1.2G	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	1.235 V	TO–92 (Pb–Free)	2000 Units / Bag
LM285Z-2.5			TO-92	2000 Units / Bag
LM285Z-2.5G		2.500 V	TO–92 (Pb–Free)	2000 Units / Bag
LM285Z-1.2RA			TO-92	2000 / Tape & Reel
LM285Z-1.2RAG		1.235 V	TO–92 (Pb–Free)	2000 / Tape & Reel
LM285Z-2.5RA			TO-92	2000 / Tape & Reel
LM285Z-2.5RAG			TO–92 (Pb–Free)	2000 / Tape & Reel
LM285Z-2.5RP		2.500 V	TO-92	2000 Units / Fan-Fold
LM285Z-2.5RPG			TO–92 (Pb–Free)	2000 Units / Fan-Fold
LM385BD-1.2			SOIC-8	98 Units / Rail
LM385BD-1.2G		1.235 V	SOIC-8 (Pb-Free)	98 Units / Rail
LM385BD-1.2R2		1.235 V	SOIC-8	2500 / Tape & Reel
LM385BD-1.2R2G			SOIC-8 (Pb-Free)	2500 / Tape & Reel
LM385BD-2.5			SOIC-8	98 Units / Rail
LM385BD-2.5G	$T_A = 0^{\circ}C$ to +70°C	2,500 V	SOIC-8 (Pb-Free)	98 Units / Rail
LM385BD-2.5R2	$I_{A} = 0.010 + 70.0$	2.500 v	SOIC-8	2500 / Tape & Reel
LM385BD-2.5R2G	1		SOIC-8 (Pb-Free)	2500 / Tape & Reel
LM385BZ-1.2	]		TO-92	2000 Units / Bag
LM385BZ-1.2G	]	1.235 V	TO–92 (Pb–Free)	2000 Units / Bag
LM385BZ-1.2RA		1.205 V	TO-92	2000 / Tape & Reel
LM385BZ-1.2RAG		Γ Γ	TO–92 (Pb–Free)	2000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


#### **ORDERING INFORMATION**

Device	Operating Temperature Range	Reverse Break–Down Voltage	Package	Shipping <sup>†</sup>
LM385BZ-2.5	-		TO-92	2000 Units / Bag
LM385BZ-2.5G			TO–92 (Pb–Free)	2000 Units / Bag
LM385BZ-2.5RA		2.500 V	TO-92	2000 / Tape & Reel
LM385BZ-2.5RAG			TO–92 (Pb–Free)	2000 / Tape & Reel
LM385D-1.2			SOIC-8	98 Units / Rail
LM385D-1.2G			SOIC-8 (Pb-Free)	98 Units / Rail
LM385D-1.2R2		1.235 V	SOIC-8	2500 / Tape & Reel
LM385D-1.2R2G			SOIC-8 (Pb-Free)	2500 / Tape & Reel
LM385D-2.5			SOIC-8	98 Units / Rail
LM385D-2.5G		2.500 V	SOIC-8 (Pb-Free)	98 Units / Rail
LM385D-2.5R2		2.500 V	SOIC-8	2500 / Tape & Reel
LM385D-2.5R2G	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$		SOIC-8 (Pb-Free)	2500 / Tape & Reel
LM385Z-1.2			TO-92	2000 Units / Bag
LM385Z-1.2G			TO-92 (Pb-Free)	2000 Units / Bag
LM385Z-1.2RA			TO-92	2000 / Tape & Reel
LM385Z-1.2RAG		1.235 V	TO-92 (Pb-Free)	2000 / Tape & Reel
LM385Z-1.2RP		Γ	TO-92	2000 / Ammo Box
LM385Z-1.2RPG	-		TO-92 (Pb-Free)	2000 / Ammo Box
LM385Z-2.5			TO-92	2000 Units / Bag
LM385Z-2.5G		2.500.1/	TO-92 (Pb-Free)	2000 Units / Bag
LM385Z-2.5RP		2.500 V	TO-92	2000 / Ammo Box
LM385Z-2.5RPG	]		TO–92 (Pb–Free)	2000 / Ammo Box

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS





#### **STYLES AND MARKING ON PAGE 3**

DOCUMENT NUMBER:	98AON52857E	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	TO-92 (TO-226) 1 WATT	PAGE 1 OF 3				
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or icidental damages. ON Semiconductor does not convey any license under	or guarantee regarding circuit, and specifically			


© Semiconductor Components Industries, LLC, 2019




#### **TO-92 (TO-226) 1 WATT** CASE 29–10 ISSUE D

DATE 05 MAR 2021

FORMED LEAD





#### NDTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS,
- 4. DIMENSION ७ AND ७2 DOES NOT INCLUDE DAMBAR PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 0.20. DIMENSION ७2 LOCATED ABOVE THE DAMBAR PORTION OF MIDDLE LEAD.

	MILLIMETERS						
DIM	MIN.	NDM.	MAX.				
Α	3.75	3.90	4.05				
A1	1.28	1.43	1.58				
σ	0.38	0.465	0.55				
b2	0.62	0.70	0.78				
с	0.35	0.40	0.45				
D	7.85	8.00	8.15				
Е	4.75	4.90	5.05				
E2	3.90						
e		2.50 BSC					
L	13.80	14.00	14.20				
L2	13.20	13.60	14.00				
L3	3.00 REF						

#### **STYLES AND MARKING ON PAGE 3**

DOCUMENT NUMBER:	98AON52857E	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	DESCRIPTION: TO-92 (TO-226) 1 WATT					
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or icidental damages. ON Semiconductor does not convey any license under	or guarantee regarding circuit, and specifically			

#### TO-92 (TO-226) 1 WATT CASE 29-10 ISSUE D

#### DATE 05 MAR 2021

2. SOURCE

STYLE 5: PIN 1. DRAIN

2.	EMITTER BASE COLLECTOR
STYLE 6: PIN 1. 2. 3.	SOURCE & SUBSTRATE
2.	ANODE CATHODE & ANODE CATHODE
2.	ANODE GATE CATHODE
2.	COLLECTOR EMITTER BASE
	V <sub>CC</sub> GROUND 2 OUTPUT
	GATE DRAIN SOURCE

STYLE 2: PIN 1. BASE 2. EMITTER 3. COLLECTOR STYLE 7: PIN 1. SOURCE 2. DRAIN 3. GATE STYLE 12: PIN 1. MAIN TERMINAL 1 2. GATE 3. MAIN TERMINAL 2 STYLE 17: PIN 1. COLLECTOR 2. BASE 3. EMITTER STYLE 22: PIN 1. SOURCE 2. GATE 3. DRAIN STYLE 27: PIN 1. MT 2. SUBSTRATE 3. MT STYLE 32 PIN 1. BASE 2. COLLECTOR 3. EMITTER

style Pin	1. 2.	ANODE ANODE CATHODE
STYLE PIN	1. 2.	DRAIN GATE SOURCE & SUBSTRATE
STYLE PIN	1. 2.	ANODE 1 GATE CATHODE 2
STYLE PIN	1. 2.	ANODE CATHODE NOT CONNECTED
STYLE PIN	1. 2.	GATE SOURCE DRAIN
Style Pin	1. 2.	CATHODE ANODE GATE
STYLE PIN	1. 2.	RETURN INPUT OUTPUT

STYLE 4: PIN 1. CATHODE 2. CATHODE 3. ANODE STYLE 9: PIN 1. BASE 1 2. EMITTER 3. BASE 2 STYLE 14: PIN 1. EMITTER 2. COLLECTOR 3. BASE STYLE 19: PIN 1. GATE 2. ANODE 3. CATHODE STYLE 24: PIN 1. EMITTER 2. COLLECTOR/ANODE 3. CATHODE STYLE 29: PIN 1. NOT CONNECTED 2. ANODE 3. CATHODE

STYLE 34:

PIN 1. INPUT

2. GROUND 3. LOGIC

3. GATE STYLE 10: PIN 1. CATHODE 2. GATE 3. ANODE STYLE 15: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 STYLE 20: PIN 1. NOT CONNECTED 2. CATHODE 3. ANODE STYLE 25: PIN 1. MT 1 2. GATE 3. MT 2 STYLE 30: PIN 1. DRAIN 2. GATE 3. SOURCE STYLE 35: PIN 1. GATE 2. COLLECTOR

3. EMITTER

#### GENERIC MARKING DIAGRAM\*

XXXXX XXXXX ALYW

XXXX = Specific Device Code

- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
  - = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON52857E	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TO-92 (TO-226) 1 WATT		PAGE 3 OF 3		
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product o ncidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically		

# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.				

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative