











SN54LVC541A, SN74LVC541A

SCAS298N - JANUARY 1993 - REVISED JUNE 2014

SNx4LVC541A Octal Buffers/Drivers With 3-State Outputs

Features

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 5.1 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) $<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- On Products Compliant to MIL-PRF-38535. All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

2 Applications

- Servers
- PCs and Notebooks
- **Network Switches**
- Wearable Health and Wellness Devices
- Telecom Infrastructures
- Electronic Points of Sale

3 Description

The SN54LVC541A octal buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC541A octal buffer/driver is designed for 1.65-V to 3.6-V V_{CC} operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
	SSOP (20)	7.20 mm × 5.30 mm			
	TVSOP (20)	5.00 mm × 4.40 mm			
SN74LVC541A	VQFN (20)	4.50 mm × 3.50 mm			
	SOIC (20)	12.80 mm × 7.50 mm			
	TSSOP (20)	6.50 mm × 4.40 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1	9 Detailed Description	10
2	Applications 1	9.1 Overview	. 10
3	Description 1	9.2 Functional Block Diagram	. 10
4	Simplified Schematic1	9.3 Feature Description	. 10
5	Revision History2	9.4 Device Functional Modes	. 10
6	Pin Configuration and Functions3	10 Application and Implementation	. 11
7	Specifications4	10.1 Application Information	. 11
•	7.1 Absolute Maximum Ratings	10.2 Typical Application	. 11
	7.2 Handling Ratings	11 Power Supply Recommendations	. 12
	7.3 Recommended Operating Conditions	12 Layout	. 12
	7.4 Thermal Information	12.1 Layout Guidelines	. 12
	7.5 Electrical Characteristics—DC Limit Changes 6	12.2 Layout Example	. 12
	7.6 Switching Characteristics—AC Limit Changes 7	13 Device and Documentation Support	. 13
	7.7 Switching Characteristics, SN74LVC541A –40°C to	13.1 Related Links	. 13
	85°C7	13.2 Trademarks	. 13
	7.8 Switching Characteristics, SN74LVC541A -40°C to	13.3 Electrostatic Discharge Caution	. 13
	125°C 7	13.4 Glossary	. 13
	7.9 Operating Characteristics	14 Mechanical, Packaging, and Orderable	
	7.10 Typical Characteristics 8	Information	. 13
8	Parameter Measurement Information 9		

5 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


CI	hanges from Revision M (May 2005) to Revision N	Page
•	Updated document to new TI data sheet format.	1
•	Removed Ordering Information table.	1
•	Updated I _{off} Feature bullet.	1
•	Updated Features to include Military Disclaimer.	1
•	Added Applications	
•	Added Device Information table.	1
•	Added Handling Ratings table	4
•	Changed MAX operating free-air temperature from 85°C to 125°C for SN74LVC541A	5
•	Updated Thermal Information table.	5
•	Added –40°C TO 125°C temperature range to Electrical Characteristics table for SN74LVC541A	6
•	Added Switching Characteristics table –40°C TO 125°C temperature range for SN74LVC541A	<mark>7</mark>
•	Added Typical Characteristics.	8




6 Pin Configuration and Functions

SN54LVC541A...J OR W PACKAGE SN74LVC541A...DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)





SN54LVC541A . . . FK PACKAGE (TOP VIEW)



Pin Functions

	PIN	I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	OE1	I	Output enable
2	A1	I	A1 input
3	A2	1	A2 input
4	А3	1	A3 input
5	A4	1	A4 input
6	A5	I	A5 input
7	A6	I	A6 input
8	A7	1	A7 input
9	A8	I	A8 input
10	GND	_	Ground pin
11	Y8	0	Y8 output
12	Y7	0	Y7 output
13	Y6	0	Y6 output
14	Y5	0	Y5 output
15	Y4	0	Y4 output
16	Y3	0	Y3 output
17	Y2	0	Y2 output
18	Y1	0	Y1 output
19	OE2	I	Output enable
20	VCC	_	Power pin

Copyright © 1993–2014, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range (2)		-0.5	6.5	V
Vo	Voltage range applied to any output in the high	-impedance or power-off state (2)	-0.5	6.5	V
Vo	Voltage range applied to any output in the high	Itage range applied to any output in the high or low state (2)(3)			
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	e	-65	150	°C
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾		2000	V
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the Recommended Operating Conditions table.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN54LVC	541A	SN74LV	C541A	UNIT	
			MIN	MAX	MIN MAX		ONIT	
.,	Cumply valtage	Operating	2	3.6	1.65	3.6	V	
V _{CC}	Supply voltage	Data retention only	1.5		1.5		V	
		V _{CC} = 1.65 V to 1.95 V			0.65 × V _{CC}			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$				$0.35 \times V_{CC}$		
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$				0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8		
V _I	Input voltage		0	5.5	0	5.5	V	
	Output voltage	High or low state	0	V_{CC}	0	V_{CC}	V	
Vo	Output voltage	3-state	0	5.5	0	5.5	V	
		$V_{CC} = 1.65 \text{ V}$				-4		
ı	High level output ourrent	V _{CC} = 2.3 V				-8	mA	
l _{OH}	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12		-12	mA	
		$V_{CC} = 3 V$		-24		-24		
		$V_{CC} = 1.65 \text{ V}$				4		
	Louglaval autaut aurrant	V _{CC} = 2.3 V				8	∞ Λ	
OL	Low-level output current	V _{CC} = 2.7 V		12		12	mA	
		V _{CC} = 3 V		24		24		
T _A	Operating free-air temperature		– 55	125	-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

7.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

			S	N74LVC541	1				
	THERMAL METRIC ⁽¹⁾	THERMAL METRIC ⁽¹⁾ DB DGV DW NS PW							
			20 PINS						
$R_{\theta JA}$	Junction-to-ambient thermal resistance	112.1	128.9	99.4	90.3	100.8			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	73.6	43.8	66.9	56.6	35.2			
$R_{\theta JB}$	Junction-to-board thermal resistance	67.3	70.4	66.9	57.8	51.8	00/1/1		
Ψ_{JT}	Junction-to-top characterization parameter	33.3	3.2	33.8	28.7	2.2	°C/W		
ΨЈВ	Junction-to-board characterization parameter	66.9	69.7	66.5	57.4	51.2	1		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a			

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, literature number SPRA953.

Product Folder Links: SN54LVC541A SN74LVC541A



7.5 Electrical Characteristics—DC Limit Changes

over recommended operating free-air temperature range (unless otherwise noted)

			–55°C	TO 125°C	;	-40°C	TO 85°C		-40°C	TO 125°C		
PARAMETER	TEST CONDITIONS	V _{cc}	SN54	LVC541A		SN74	LVC541A		SN74LVC541A			UNIT
			MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX	
	I _{OH} = -100 μA	1.65 V to 3.6 V				V _{CC} - 0.2			V _{CC} - 0.3			
	10Η = -100 μΑ	2.7 V to 3.6 V	V _{CC} - 0.2									
V_{OH}	$I_{OH} = -4 \text{ mA}$	1.65 V				1.20			1.20			V
*OH	$I_{OH} = -8 \text{ mA}$	2.3 V				1.7			1.7			•
	I _{OH} = -12 mA	2.7 V	2.2			2.2			2.2			
	1 _{OH} = -12 IIIA	3 V	2.4			2.4			2.4			
	$I_{OH} = -24 \text{ mA}$	3 V	2.2			2.2			2.2			
	Ι _{ΟL} = 100 μΑ	1.65 V to 3.6 V						0.2			0.3	
	ΙοΔ = 100 μΑ	2.7 V to 3.6 V			0.2							
V_{OL}	I _{OL} = 4 mA	1.65 V						0.45			0.45	V
	I _{OL} = 8 mA	2.3 V						0.7			0.7	
	I _{OL} = 12 mA	2.7 V			0.4			0.4			0.4	
	I _{OL} = 24 mA	3 V			0.55			0.55			0.55	
lį	V _I = 0 to 5.5 V	3.6 V			±5			±5			±5	μΑ
I _{off}	V_I or $V_O = 5.5 \text{ V}$	0						±10			±10	μΑ
I _{OZ}	V _O = 0 to 5.5 V	3.6 V			±15			±10			±10	μΑ
Icc	$V_{I} = V_{CC} \text{ or GND}$ 3.6 V \leq V_{I} \leq 5.5 V ⁽²⁾	3.6 V			10 10			10 10			10 10	μΑ
Δl _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500			500			500	μA
C _i	$V_{I} = V_{CC}$ or GND	3.3 V		4			4			4		pF
C _o	$V_O = V_{CC}$ or GND	3.3 V		5.5			5.5			5.5		pF

All typical values are at V_{CC} = 3.3 V, T_{A} = 25°C. This applies in the disabled state only.



7.6 Switching Characteristics—AC Limit Changes

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

		TO (OUTPUT)					
PARAMETER	FROM (INPUT)		V _{CC} = 2.7	7 V	$V_{CC} = 3.3 \text{ V}$	UNIT	
			MIN	MAX	MIN	MAX	
t_{pd}	Α	Υ		5.6	1	5.1	ns
t _{en}	ŌĒ	Υ		7.5	1	7	ns
t _{dis}	ŌĒ	Υ		7.7	1	7	ns

7.7 Switching Characteristics, SN74LVC541A -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			SN74LVC541A								
	EDOM	то			_	-40°C TO	85°C				
PARAMETER	FROM (INPUT)	(OUTPUT)	V _{CC} = 1. ± 0.15	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Υ	1	15.7	1	7.8	1	5.6	1.5	5.1	ns
t _{en}	ŌĒ	Υ	1	17.5	1	10.5	1	7.5	1.5	7	ns
t _{dis}	ŌĒ	Υ	1	16.5	1	9	1	7.7	1.5	7	ns
t _{sk(o)}										1	ns

7.8 Switching Characteristics, SN74LVC541A -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			SN74LVC541A								
	FROM	то			-	40°C TO	125°C				
PARAMETER	(INPUT)	(OUTPUT)	V _{CC} = 1. ± 0.15	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Υ	1	16.3	1	8.3	1	6.1	1	5.6	ns
t _{en}	ŌE	Υ	1	18.5	1	11.1	1	8	1	7.5	ns
t _{dis}	ŌE	Υ	1	17.3	1	9.7	1	8.2	1	7.5	ns
t _{sk(o)}										1.5	ns

7.9 Operating Characteristics


 $T_{\Delta} = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
_	Power dissipation capacitance	Outputs enabled	f 10 MHz	65	58	33	۰	
C_{pd}	per buffer/driver	Outputs disabled	f = 10 MHz	2	2	2	pF	

Product Folder Links: SN54LVC541A SN74LVC541A




7.10 Typical Characteristics






8 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD	CIRCUIT	

.,	INF	PUTS	.,	.,			.,	
V _{CC}	V_{I}	t _r /t _f	V _M	V _{LOAD}	CL	R _L	$V_{\!\scriptscriptstyle \Delta}$	
1.8 V \pm 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V	
2.5 V \pm 0.2 V	V_{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms




9 Detailed Description

9.1 Overview

The 'LVC541A devices are ideal for driving bus lines or buffering memory address registers.

These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout. The 3-state control gate is a 2-input AND gate with active-low inputs so that, if either output enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all eight outputs are in the high-impedance state. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment. These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

9.2 Functional Block Diagram



To Seven Other Channels

9.3 Feature Description

- · Wide operating voltage range
 - Operates from 1.65 V to 3.6 V
- Allows down voltage translation
 - Inputs accept voltages to 5.5 V
- I_{off} feature
 - Allows voltages on the inputs and outputs when V_{CC} is 0 V

9.4 Device Functional Modes

Table 1. Function Table

	INPUTS		OUTPUT
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
Χ	Н	Χ	Z



10 Application and Implementation

10.1 Application Information

The SN74LVC541A is a high-drive CMOS device that can be used for a multitude of bus-interface type applications where the data needs to be retained or latched. It can produce 24 mA of drive current at 3.3 V. Therefore, this device is ideal for driving multiple outputs and for high-speed applications up to 100 Mhz. The inputs are 5.5 V tolerant allowing the device to translate down to V_{CC} .

10.2 Typical Application




Figure 4. Typical Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.


10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - Rise time and fall time specs: See (Δt/ΔV) in the Recommended Operating Conditions table.
 - Specified high and low levels: See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend Output Conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

Copyright © 1993–2014, Texas Instruments Incorporated



Typical Application (continued) 10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 µf is recommended; if there are multiple V_{CC} pins, then 0.01 µf or 0.022 µf is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 µf and a 1 µf are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 6 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

12.2 Layout Example




Figure 6. Layout Diagram



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54LVC541A	Click here	Click here	Click here	Click here	Click here	
SN74LVC541A	Click here	Click here	Click here	Click here	Click here	

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN54LVC541A SN74LVC541A

Copyright © 1993-2014, Texas Instruments Incorporated





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9759501Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9759501Q2A SNJ54LVC 541AFK	Samples
5962-9759501QRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9759501QR A SNJ54LVC541AJ	Samples
5962-9759501QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9759501QS A SNJ54LVC541AW	Samples
SN74LVC541ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC541A	Samples
SN74LVC541ADBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC541A	Samples
SN74LVC541ADGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC541A	Samples
SN74LVC541ADGVRE4	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC541A	Samples
SN74LVC541ADGVRG4	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC541A	Samples
SN74LVC541ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC541A	Samples
SN74LVC541ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC541A	Samples
SN74LVC541ADWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC541A	Samples
SN74LVC541ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC541A	Samples
SN74LVC541APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC541A	Samples
SN74LVC541APWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC541A	Samples
SN74LVC541APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	LC541A	Samples



PACKAGE OPTION ADDENDUM



24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC541APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC541A	Samples
SN74LVC541APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC541A	Samples
SN74LVC541APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC541A	Samples
SN74LVC541ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LC541A	Samples
SN74LVC541ARGYRG4	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LC541A	Samples
SNJ54LVC541AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9759501Q2A SNJ54LVC 541AFK	Samples
SNJ54LVC541AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9759501QR A SNJ54LVC541AJ	Samples
SNJ54LVC541AW	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9759501QS A SNJ54LVC541AW	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM



24-Aug-2018

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVC541A, SN74LVC541A:

Catalog: SN74LVC541A

Automotive: SN74LVC541A-Q1, SN74LVC541A-Q1

Enhanced Product: SN74LVC541A-EP, SN74LVC541A-EP

Military: SN54LVC541A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Oct-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC541ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVC541ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC541ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVC541ANSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LVC541APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1
SN74LVC541APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVC541APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVC541ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1

www.ti.com 2-Oct-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC541ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LVC541ADGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
SN74LVC541ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVC541ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LVC541APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LVC541APWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LVC541APWT	TSSOP	PW	20	250	367.0	367.0	38.0
SN74LVC541ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



3.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FGLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated