

CMOS process ultra-low power single/dual timer

Description

The <u>HT7555C</u> and <u>HT7556C</u> are CMOS RC timers providing significantly improved performance over the standard SE/NE 555/556 and 355 timers, while at the same time being direct replacements for those devices in most applications. Improved parameters include low supply current. <u>wide</u> operating supply voltage range, low Threshold, Trigger and Reset currents, no crowbarring of the supply current during output transitions, higher frequency performance and no requirement to decouple Control Voltage for stable operation.

Specifically, the HT7555C and HT7556C are stable controllers capable of producing accurate time delays or frequencies. The HT7556C is a dual HT7555C, with the two timers operating independently of each other, sharing only V+ and GND. In the one shot mode, the pulse width of each circuit is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled by two external resistors and one capacitor. Unlike the regular bipolar

SE/NE 555/556 devices, the Control Voltage terminal need not be decoupled with a capacitor. The circuits are triggered and reset on falling (negative) waveforms, and the output inverter can source or sink currents large enough to drive TTL loads, or provide minimal offsets to drive CMOS loads.

Features

- Exact equivalent in most cases for SE/NE 555/556 or TLC555/556
- · Low supply current

- HT7555C	60µA
- HT7556C	12 0μΑ
Extremely low input currents .	

- High speed operation 1MHz
- Temperature stability 0.005%/°C at +25°C
- Normal reset function no crowbarring of supply during output transition
- Can be used with higher impedance timing elements than regular 555/556 for longer RC time constants
- Timing from microseconds through hours
- · Operates in both astable and monostable modes
- Adjustable duty cycle
- High output source/sink driver can drive TTL/CMOS
- · Outputs have very low offsets, HIGH and LOW
- Pb-free (RoHS Compliant)

Applications

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- · Pulse position modulation
- Missing pulse detector



Pin Configurations



Absolute Maximum Ratings

Supply Voltage	+18V
Input Voltage	
Trigger, Control Voltage, Threshold,	
Reset (Note 4)	3V

Operating Conditions

Temperature Range

HT7555CC	0°C to +70°C
HT7555CI, HT7556CI	
HT7556CM	55°C to +125°C

Thermal Information

Thermal Resistance (Typical, Notes 5 6)	θ JΑ (° C /W)	θ JC (°C/W)
14 Ld CERDIP Package	80	24
14 Ld PDIP Package*	115	46
8 Ld PDIP Package*	130	69
8 Ld SOIC Package	170	67
Maximum Junction Temperature (Hermetic Pa	ackage)	+175°C
Maximum Junction Temperature (Plastic Pa	ckage)	+150°C
Maximum Storage Temperature Range	6	5°C to +150°C
* Pb-free PDIPs can be used for through-hol	le wave solder	r
processing only. They are not intended for u	se in Reflow	
solder processing applications.		

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. Due to the SCR structure inherent in the CMOS process used to fabricate these devices, connecting any terminal to a voltage greater than V+ +0.3V or less than V- -0.3V may cause destructive latch-up. For this reason it is recommended that no inputs from external sources not operating from the same power supply be applied to the device before its power supply is established. In multiple supply systems, the supply of the HT7555C and HT7556C must be turned on first.
- 5. θ JA is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief <u>TB379</u> for details.
- 6. For $\theta \text{JC},$ the "case temp" location is taken at the package top center.

Electrical Specifications Applies to HT7555C and HT7556C, unless otherwise specified.

								(<u>Note 8</u>)		
				T,	TA = +25°C		-55°C TO +125°C			
PARAMETER	SYMBOL		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Static Supply Current	I _{DD}	HT7555C	VDD = 5V		40	200			300	μA
			VDD = 15V		60	300			300	μA
		HT7556C	VDD = 5V		80	400			600	μA
			VDD = 15V		120	600			600	μA
Monostable Timing Accuracy		R A = 10k,	C = 0.1µF, VDD = 5V		2					%
							858		1161	μs
Drift with Temperature		VDD = 5V						150		ppm/°C
(<u>Note 7</u>)		VDD = 10V						200		ppm/°C
		VDD = 15V						250		ppm/°C
Drift with Supply (Note 7		VDD = 5V t	to 15V		0.5			0.5		%/V
Astable Timing Accuracy		RA = RB =	10k, C = 0.1µF, VDD = 5V		2					%
							1717		2323	μs
Drift with Temperature		VDD = 5V						150		ppm/°C
		VDD = 10V						200		ppm/°C
		VDD = 15V						250		ppm/°C
Drift with Supply (Note 7		VDD = 5V 1	io 15V		0.5			0.5		%/V
Threshold Voltage	V _{TH}	VDD = 15V		62	67	71	61		72	% V _{dd}
Trigger Voltage	V _{trig}	VDD = 15V		28	32	36	27		37	% VDD
Trigger Current	I _{TRIG}	VDD = 15V				10			50	nA
Threshold Current	I _{TH}	VDD = 15V				10			50	nA
Control Voltage	V _{cv}	VDD = 15V		62	67	71	61		72	% VDD



Electrical Specifications Applies to HT7555C and HT7556C, unless otherwise specified. (Continued)

							(Note 8)		
			Т	4 = +25°	°C	-55°	C TO +1	25°C	
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Reset Voltage	V _{RST}	VDD = 2V to 15V	0.4		1.0	0.2		1.2	٧
Reset Current	I _{RST}	VDD = 15V			10			50	nA
Discharge Leakage	I _{DIS}	VDD = 15V			10			50	nA
Output Voltage	V _{ol}	VDD = 15V, ISINK = 20mA		0.4	1.0			1.25	v
		VDD = 5V, ISINK = 3.2mA		0.2	0.4			0.5	v
	V _{он}	VDD = 15V, ISOURCE = 0.8mA	14.3	14.6		14.2			v
		VDD = 5V, ISOURCE = 0.8mA	4.0	4.3		3.8			v
Discharge Output Voltage	V _{DIS}	VDD = 5V, ISINK = 15mA		0.2	0.4			0.6	v
		VDD = 15V, ISINK = 15mA						0.4	v
Supply Voltage (Note 7	V _{DD}	Functional Operation	2.0		18.0	3.0		16.0	v
Output Rise Time (<u>Note 7</u>)	t _R	RL = 10M, CL = 10pF, VDD = 5V		75					ns
Output Fall Time (Note 7	t _F	RL = 10M, CL = 10pF, VDD = 5V		75					ns
Oscillator Frequency (<u>Note 7</u>)	f _{MAX}	VDD = 5V, RA = 470Ω, RB = 270Ω, C = 200pF		1					MHz

NOTES:

7. These parameters are based upon characterization data and are not tested.

8. Applies only to military temperature range product (M suffix).

Functional Diagram



NOTE: This functional diagram reduces the circuitry down to its simplest equivalent components. Tie down unused inputs.

FIGURE 1. FUNCTIONAL DIAGRAM

THRESHOLD VOLTAGE	TRIGGER VOLTAGE	RESET	OUTPUT	DISCHARGE SWITCH
Don't Care	Don't Care	Low	Low	On
> ² /3(V+)	> ¹ /3(V+)	High	Low	On
< ² /3(V+)	> ¹ /3(V+)	High	Stable	Stable
Don't Care	< ¹ / ₂ (V+)	High	High	Off

TRUTH TABLE

NOTE: RESET will dominate all other inputs: TRIGGER will dominate over THRESHOLD.



Schematic Diagram





Application Information

General

The HT7555C and HT7556C devices are, in most instances, direct replacements for the SE/NE 555/556 devices. However, it is possible to effect economies in the external component count using the HT7555C and HT7556C. Because the bipolar SE/NE 555/556 devices produce large crowbar currents in the output driver, it is necessary to decouple the power supply lines with a good capacitor close to the device. The HT7555C and HT7556C devices produce no such transients (see Figure 3).



FIGURE 3. SUPPLY CURRENT TRANSIENT COMPARED WITH A STANDARD BIPOLAR 555 DURING AN OUTPUT TRANSITION

The HT7555C and HT7556C produce supply current spikes of only 2mA to 3mA instead of 300mA to 400mA and supply decoupling is normally not necessary. Also, in most instances, the Control Voltage decoupling capacitors are not required since the input impedance of the CMOS comparators on chip are very high. Thus, for many applications, two capacitors can be saved using an HT7555C and three capacitors with an HT7556C.

POWER SUPPLY CONSIDERATIONS

Although the supply current consumed by the HT7555C and HT7556C devices is very low, the total system supply current can be high unless the timing components are high impedance. Therefore, use high values for R and low values for C in Figures 4, 5, and 6.



FIGURE 4. ASTABLE OPERATION



HT7555C HT7556C



FIGURE 5. ALTERNATE ASTABLE CONFIGURATION

OUTPUT DRIVE CAPABILITY

The output driver consists of a CMOS inverter capable of driving most logic families including CMOS and TTL. As such, if driving CMOS, the output swing at all supply voltages will equal the supply voltage. At a supply voltage of 4.5V or more, the HT7555C and HT7556C will drive at least two standard TTL loads.

ASTABLE OPERATION

The circuit can be connected to trigger itself and free run as a multivibrator, see <u>Figure 4</u>. The output swings from rail-to-rail, and is a true 50% duty cycle square wave. Trip points and output swings are symmetrical. Less than a 1% frequency variation is observed over a voltage range of +5V to +15V.

The timer can also be connected as shown in <u>Figure 5</u>. In this circuit, the frequency is as shown by <u>Equation 2</u>:

f = 1.44/(RA + 2RB) C (EQ. 2)

The duty cycle is controlled by the values of RA and RB, by Equation 3:

D = (RA + RB)/(RA + 2RB)

MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (see Figure 6). Initially the external capacitor (C) is held discharged by <u>a trans</u>istor inside the timer. Upon application of a negative Trigger pulse to pin 2, the internal flip-flop is set, which releases the short-circuit across the external capacitor and drives the Output high. The voltage across the capacitor now increases

exponentially with a time constant t = RAC. When the voltage

across the capacitor equals $^{2}/_{3}$ V+, the comparator resets the flip-flop, which in turn discharges the capacitor rapidly and also drives the OUTPUT to its low state. Trigger must return to a high state before the OUTPUT can return to a low state.



FIGURE 6. MONOSTABLE OPERATION

CONTROL VOLTAGE

The Control Voltage terminal permits the two trip voltages for the Threshold and Trigger internal comparators to be controlled. This provides the possibility of oscillation frequency modulation in the astable mode or even inhibition of oscillation, depending on the applied voltage. In the monostable mode, delay times can be changed by varying the applied voltage to the Control Voltage pin.

RESET

(EQ.3)

The Reset terminal is designed to have essentially the same trip voltage as the standard bipolar 555/556, i.e., 0.6V to 0.7V. At all supply voltages it represents an extr<u>emely</u> high input impedance. The mode of operation of the Reset function is, however, much improved over the standard bipolar

SE/NE 555/556 in that it controls only the internal flip-flop, which in turn controls simultaneously the state of the Output and Discharge pins. This avoids the multiple threshold problems sometimes encountered with slow falling edges in the bipolar devices.



Typical Performance Curves









FIGURE 11. OUTPUT SINK CURRENT vs OUTPUT VOLTAGE



FIGURE 8. SUPPLY CURRENT vs SUPPLY VOLTAGE



FIGURE 10. OUTPUT SINK CURRENT vs OUTPUT VOLTAGE



FIGURE 12. OUTPUT SINK CURRENT vs OUTPUT VOLTAGE



Typical Performance Curves (Continued)







FIGURE 15. PROPAGATION DELAY vs VOLTAGE LEVEL OF TRIGGER PULSE



FIGURE 17. FREE RUNNING FREQUENCY vs RA, RB AND C



FIGURE 14. DISCHARGE OUTPUT CURRENT vs DISCHARGE OUTPUT VOLTAGE



FIGURE 16. NORMALIZED FREQUENCY STABILITY IN THE ASTABLE MODE vs TEMPERATURE



FIGURE 18. TIME DELAY IN THE MONOSTABLE MODE vs $$\rm R_{\ensuremath{A}}$$ AND C

HT7555C HT7556C



 $\int_{-}^{0,22} \frac{0,22}{0,08}$

ŧ

0,60 0,30

SOT23-8L







MSOP8





HT7555C HT7556C

SOP8



E1 E





	SYMBOL	M	ILLIMET	ER
	STNBOL	MIN	NOM	MAX
	А	_	_	1.75
	A1	0.10		0.225
	A2	1.30	1.40	1.50
	A3	0.60	0.65	0.70
$\underline{\hat{1}}$	b	0.39	_	0.47
$\underline{\hat{1}}$	b1	0.38	0.41	0.44
$\widehat{1}$	с	0.20		0.24
	c1	0.19	0.20	0.21
	D	4.80	4.90	5.00
	Е	5.80	6.00	6.20
	E1	3.80	3.90	4.00
111	e		1.27BSC	
1	h	0.25		0.50
	L	0.50		0.80
	L1		1.05REF	
	θ	0	_	8°

DIP8

 \bigcirc

b

e

B

B









MIN NOM MAX A 3.60 3.80 4.00 A1 0.51		CVA (DOI	M	MILLIMETER			
A 3.60 3.80 4.00 A1 0.51		STMBUL	MIN	NOM	MAX		
A1 0.51 A2 3.20 3.30 3.40 A3 1.55 1.60 1.65 b 0.44		Α	3.60	3.80	4.00		
A2 3.20 3.30 3.40 A3 1.55 1.60 1.65 b 0.44		A1	0.51	_			
A3 1.55 1.60 1.65 b 0.44 0.52 b1 0.43 0.46 0.49 B1 1.52REF 0.29 c 0.25 0.29 c1 0.24 0.25 0.26 D 9.15 9.25 9.35 E1 6.25 6.35 6.45 e 2.54BSC eA 7.62REF eB 7.62 9.30 eC 0 0.84 L 3.00	6	A2	3.20	3.30	3.40		
b 0.44 0.52 b1 0.43 0.46 0.49 B1 1.52REF c 0.25 0.29 c1 0.24 0.25 0.26 D 9.15 9.25 9.35 E1 6.25 6.35 6.45 e 2.54BSC eA 7.62REF eB 7.62 9.30 eC 0 0.84 L 3.00		A3	1.55	1.60	1.65		
b1 0.43 0.46 0.49 B1 1.52REF c 0.25 0.29 c1 0.24 0.25 0.26 D 9.15 9.25 9.35 E1 6.25 6.35 6.45 e 2.54BSC e 2.54BSC eA 7.62REF 9.30 e eC 0 9.30 eC 0 0.84 L 3.00	À	b	0.44	_	0.52		
B1 1.52REF c 0.25 0.29 c1 0.24 0.25 0.26 D 9.15 9.25 9.35 E1 6.25 6.35 6.45 e 2.54BSC	2	b1	0.43	0.46	0.49		
c 0.25 0.29 c1 0.24 0.25 0.26 D 9.15 9.25 9.35 E1 6.25 6.35 6.45 e 2.54BSC eA 7.62REF eB 7.62 9.30 eC 0 0.84 L 3.00		B1		1.52RE	?		
c1 0.24 0.25 0.26 D 9.15 9.25 9.35 E1 6.25 6.35 6.45 e 2.54BSC eA 7.62REF eB 7.62 ocC 0 L 3.00	6	C	0.25	_	0.29		
D 9.15 9.25 9.35 E1 6.25 6.35 6.45 e 2.54BSC eA 7.62REF eB 7.62 9.30 eC 0 0.84 L 3.00	Ż	c1	0.24	0.25	0.26		
E1 6.25 6.35 6.45 e 2.54BSC eA 7.62REF eB 7.62 9.30 eC 0 0.84 L 3.00	1	D	9.15	9.25	9.35		
e 2.54BSC eA 7.62REF eB 7.62 ocC 0 L 3.00	1	E1	6.25	6.35	6.45		
eA 7.62REF eB 7.62 9.30 eC 0 0.84 L 3.00		e		2.54BS0	C		
eB 7.62 9.30 eC 0 0.84 L 3.00		eA	1	7.62RE	F		
eC 0 0.84 L 3.00		eB	7.62	_	9.30		
L 3.00		eC	0	_	0.84		
		L	3.00	_			

Rev. 01



SOP14



DIP14





-b

BASE METAL

-b1-

SECTION B-B

c1





SYMBOL

А

MILLIMETER

NOM

3.80

MAX

4.00

3.40

1.57

0.52

0.49

0.29

0.26

19.20

6.45

9.30

0.84

MIN

3.60