

Differential Bus Transceivers

DESCRIPTION





The HT65176 and HT75176 differential bus transceivers are integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27.

The HT65176 and HT75176 devices combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$. These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.

The driver is designed for up to 60 mA of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 k Ω , an input sensitivity of ± 200 mV, and a typical input hysteresis of 50 mV.


FEATURES

- Bidirectional Transceivers
- Meet or Exceed the Requirements of ANSI Standards TIA/EIA-422-B and TIA/EIA-485 and ITU Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- ± 60 -mA Max Driver Output Capability
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- 12-k Ω Min Receiver Input Impedance
- ± 200 -mV Receiver Input Sensitivity
- 50-mV Typ Receiver Input Hysteresis
- Operate From Single 5-V Supply

	DFN-8* D SUFFIX HT65176ARDZ HT75176ARDZ
	MSOP-8 M SUFFIX HT65176ARMZ HT75176ARMZ
	SOP-8 R SUFFIX HT65176ARZ HT75176ARZ
	DIP-8* D SUFFIX HT65176ANZ HT75176ANZ

NOTE: suffix A is version, suffix R is roll tape, suffix Z environmental protection.

PIN CONFIGURATIONS



Function Tables
Driver ⁽¹⁾


INPUT D	ENABLE DE	OUTPUTS	
		A	B
H	H	H	L
L	H	L	H
X	L	Z	Z

- (1) H = high level,
 L = low level,
 ? = indeterminate,
 X = irrelevant,
 Z = high impedance (off)


Receiver ⁽¹⁾

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
$V_{ID} \geq 0.2\text{ V}$	L	H
$-0.2\text{ V} < V_{ID} < 0.2\text{ V}$	L	?
$V_{ID} \leq -0.2\text{ V}$	L	L
X	H	Z
Open	L	?

- (1) H = high level,
 L = low level,
 ? = indeterminate,
 X = irrelevant,
 Z = high impedance (off)

Logic Diagram (Positive Logic)


EQUIVALENT OF EACH INPUT




Driver input: $R(eq) = 3\text{ k}\Omega$ NOM


Enable inputs: $R(eq) = 8\text{ k}\Omega$ NOM

$R(eq)$ = Equivalent Resistor

TYPICAL OF A AND B I/O PORTS



TYPICAL OF RECEIVER OUTPUT



Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾		7	V
	Voltage range at any bus terminal	-10	15	V
V _I	Enable input voltage		5.5	V
θ _{JA}	Package thermal impedance ^{(3)/(4)}	D package		°C/W
		P package		
		PS package		
T _J	Operating virtual junction temperature		150	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C
T _{stg}	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

(3) Maximum power dissipation is a function of T_{J(max)}, θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_{J(max)} - T_A) / θ_{JA}. Operating at the absolute maximum T_J of 150°C can affect reliability.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions

		MIN	TYP	MAX	UNIT	
V _{CC}	Supply voltage	4.75	5	5.25	V	
V _I or V _{IC}	Voltage at any bus terminal (separately or common mode)	12			V	
		-7				
V _{IH}	High-level input voltage	D, DE, and RE		2	V	
V _{IL}	Low-level input voltage	D, DE, and RE		0.8	V	
V _D	Differential input voltage ⁽¹⁾				±12	V
I _{OH}	High-level output current	Driver		-60	mA	
		Receiver		-400	µA	
I _{OL}	Low-level output current	Driver		60	mA	
		Receiver		8		
T _A	Operating free-air temperature	HT65176		-40	°C	
		HT75176		0		

(1) Differential input/output bus voltage is measured at the noninverting terminal A, with respect to the inverting terminal B.

Driver Section
Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT
V_{IK} Input clamp voltage	$I_I = -18$ mA			-1.5	V
V_O Output voltage	$I_O = 0$	0		6	V
$ V_{OD1} $ Differential output voltage	$I_O = 0$	1.5	3.6	6	V
$ V_{OD2} $ Differential output voltage	$R_L = 100 \Omega$, see Figure 1	$1/2 V_{OD1}$ or $2^{(3)}$			
	$R_L = 54 \Omega$, see Figure 1	1.5	2.5	5	V
V_{OD3} Differential output voltage	See ⁽⁴⁾	1.5		5	V
$\Delta V_{OD} $ Change in magnitude of differential output voltage ⁽⁵⁾	$R_L = 54 \Omega$ or 100Ω , see Figure 1			± 0.2	V
V_{OC} Common-mode output voltage	$R_L = 54 \Omega$ or 100Ω , see Figure 1			+3	V
				-1	V
$\Delta V_{OC} $ Change in magnitude of common-mode output voltage ⁽⁵⁾	$R_L = 54 \Omega$ or 100Ω , see Figure 1			± 0.2	V
I_O Output current	Output disabled ⁽⁶⁾	$V_O = 12$ V		1	mA
		$V_O = -7$ V		-0.8	
I_{IH} High-level input current	$V_I = 2.4$ V			20	μ A
I_{IL} Low-level input current	$V_I = 0.4$ V			-400	μ A
I_{OS} Short-circuit output current	$V_O = -7$ V			-250	mA
	$V_O = 0$			-150	
	$V_O = V_{CC}$			250	
	$V_O = 12$ V			250	
I_{CC} Supply current (total package)	No load	Outputs enabled	42	70	mA
		Outputs disabled	26	35	

- (1) The power-off measurement in ANSI Standard TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.
- (2) All typical values are at $V_{CC} = 5$ V and $T_A = 25^\circ\text{C}$.
- (3) The minimum V_{OD2} with a 100- Ω load is either $1/2 V_{OD1}$ or 2 V, whichever is greater.
- (4) See ANSI Standard TIA/EIA-485-A, Figure 3.5, Test Termination Measurement 2.
- (5) $|V_{OD}|$ and $|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.
- (6) This applies for both power on and off; refer to ANSI Standard TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal.

Switching Characteristics
 $V_{CC} = 5$ V, $R_L = 110 \Omega$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{d(OD)}$ Differential-output delay time	$R_L = 54 \Omega$, see Figure 3		15	22	ns
$t_{t(OD)}$ Differential-output transition time	$R_L = 54 \Omega$, see Figure 3		20	30	ns
PZH Output enable time to high level	See Figure 4		85	120	ns
PZL Output enable time to low level	See Figure 5		40	60	ns
PHZ Output disable time from high level	See Figure 4		150	250	ns
PLZ Output disable time from low level	See Figure 5		20	30	ns

Symbol Equivalents

DATA SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
V_O	V_{oa}, V_{ob}	V_{oa}, V_{ob}
$ V_{OD1} $	V_o	V_o
$ V_{OD2} $	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
$ V_{OD3} $		V_t (test termination measurement 2)
$\Delta V_{OD} $	$ V_{t1} - V_{t2} $	$ V_{t1} - V_{t2} $
V_{oc}	$ V_{os} $	$ V_{os} $
$\Delta V_{OC} $	$ V_{os} - \bar{V}_{os} $	$ V_{os} - \bar{V}_{os} $
I_{os}	$ I_{sa} , I_{sb} $	
I_O	$ I_{xa} , I_{xb} $	I_{ia}, I_{ib}

Receiver Section
Electrical Characteristics

over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IT+} Positive-going input threshold voltage	$V_O = 2.7 \text{ V}, I_O = -0.4 \text{ mA}$			0.2	V
V_{IT-} Negative-going input threshold voltage	$V_o = 0.5 \text{ V}, I_o = 8 \text{ mA}$	-0.2 ⁽²⁾			V
V_{hys} Input hysteresis voltage ($V_{IT+} - V_{IT-}$)			50		mV
V_{IK} Enable Input clamp voltage	$I_I = -18 \text{ mA}$			-1.5	V
V_{OH} High-level output voltage	$V_{ID} = 200 \text{ mV}, I_{OH} = -400 \mu\text{A}$, see Figure 2		2.7		V
V_{OL} Low-level output voltage	$V_{ID} = -200 \text{ mV}, I_{OL} = 8 \text{ mA}$, see Figure 2			0.45	V
I_{OZ} High-impedance-state output current	$V_O = 0.4 \text{ V to } 2.4 \text{ V}$			± 20	μA
I_I Line input current	Other input = 0 V ⁽³⁾		$V_I = 12 \text{ V}$ $V_I = -7 \text{ V}$	1 -0.8	mA
I_{IH} High-level enable input current	$V_{IH} = 2.7 \text{ V}$			20	μA
I_{IL} Low-level enable input current	$V_{IL} = 0.4 \text{ V}$			-100	μA
r_I Input resistance	$V_I = 12 \text{ V}$		12		$\text{k}\Omega$
I_{OS} Short-circuit output current			-15	-85	mA
I_{CC} Supply current (total package)	No load		Outputs enabled Outputs disabled	42 26	55 35 mA

(1) All typical values are at $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$.




(2) The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

(3) This applies for both power on and power off. Refer to EIA Standard TIA/EIA-485-A for exact conditions.



Switching Characteristics

$V_{CC} = 5 \text{ V}, C_L = 15 \text{ pF}, T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH} Propagation delay time, low- to high-level output	$V_{ID} = 0 \text{ to } 3 \text{ V}$, see Figure 6		21	35	ns
t_{PHL} Propagation delay time, high- to low-level output			23	35	
t_{PZH} Output enable time to high level	See Figure 7		10	20	ns
t_{PZL} Output enable time to low level			12	20	
t_{PHZ} Output disable time from high level	See Figure 7		20	35	ns
t_{PLZ} Output disable time from low level			17	25	


Parameter Measurement Information

Figure 1. Driver V_{OD} and V_{OC}

Figure 2. Receiver V_{OH} and V_{OL}

TEST CIRCUIT

- A. C_L includes probe and jig capacitance.
 B. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50 \Omega$.


Figure 3. Driver Test Circuit and Voltage Waveforms

VOLTAGE WAVEFORMS

TEST CIRCUIT

- A. C_L includes probe and jig capacitance.
 B. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, $t_r \leq 6$ ns, $t_f \leq 6$ ns, $Z_O = 50 \Omega$.

Figure 4. Driver Test Circuit and Voltage Waveforms

VOLTAGE WAVEFORMS

Parameter Measurement Information (continued)



- A. C_L includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$.

Figure 5. Driver Test Circuit and Voltage Waveforms


- A. C_L includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$.

Figure 6. Receiver Test Circuit and Voltage Waveforms

Parameter Measurement Information (continued)



- A. C_L includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$.

Figure 7. Receiver Test Circuit and Voltage Waveforms

Typical Characteristics




Figure 8. Driver High-Level Output Voltage vs High-Level Output Current




Figure 9. Driver Low-Level Output Voltage vs Low-Level Output Current




Figure 10. Driver Differential Output Voltage vs Output Current






Figure 11. Receiver High-Level Output Voltage vs High-Level Output Current



Typical Characteristics (continued)




Figure 14. Receiver Low-Level Output Voltage vs Free-Air Temperature




Figure 15. Receiver Output Voltage vs Enable Voltage





Figure 16. Receiver Output Voltage vs Enable Voltage



APPLICATION INFORMATION



The line should be terminated at both ends in its characteristic impedance ($R_T = Z_0$). Stub lengths off the main line should be kept as short as possible.

Figure 17. Typical Application Circuit

(DIP8)





NOTES:

- Dimensions "A", "B" do not include mold flash or protrusions.
Maximum mold flash or protrusions 0.25 mm (0.010) per side.

Symbol	Dimension, mm	
	MIN	MAX
A	8.51	10.16
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G	2.54	
H	7.62	
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	

(SOP8)



NOTES:

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.

Symbol	Dimension, mm	
	MIN	MAX
A	4.8	5
B	3.8	4
C	1.35	1.75
D	0.33	0.51
F	0.4	1.27
G	1.27	
H	5.72	
J	0°	8°
K	0.1	0.25
M	0.19	0.25
P	5.8	6.2
R	0.25	0.5