




2.4 GHz low pass filter matched to STM32WB55Cx/Rx, STM32WB50Cx, STM32WB35Cx and STM32WB30Cx



Top view (pads down)



Product status link

MLPF-WB-01E3

Features

- Integrated impedance matching to STM32WB55Cx/Rx, STM32WB50Cx, STM32WB35Cx and STM32WB30Cx
- LGA footprint compatible
- 50 Ω nominal impedance on antenna side
- · Deep rejection harmonics filter
- · Low insertion loss
- Small footprint
- Low thickness ≤ 450 μm
- · High RF performance
- · RF BOM and area reduction
- ECOPACK2 compliant

Applications

- Bluetooth 5
- OpenThread
- Zigbee®
- IEEE 802.15.4
- Optimized for STM32WB55Cx/Rx, STM32WB50Cx, STM32WB35Cx and STM32WB30Cx

Description

The MLPF-WB-01E3 integrates an impedance matching network and harmonics filter. The matching impedance network has been tailored to maximize the RF performance of STM32WB. This device uses STMicroelectronics IPD technology on non-conductive glass substrate which optimizes RF performance.



1 Characteristics

Table 1. Absolute ratings (T_{amb} = 25 °C)

Symbol	Parameter	Value	Unit
P _{IN}	Input power RF _{IN}	10	dBm
V _{ESD}	ESD ratings human body model (JESD22-A114-C), all I/O one at a time while others connected to GND	2000	V
	ESD ratings machine model, all I/O	200	
T _{OP}	Maximum operating temperature	-40 to +105	°C

Table 2. Impedances(T_{amb} = 25 °C)

Symbol	Parameter		Unit			
Symbol	raiailletei	Min.	Min. Typ. Max.		Offic	
			matched to			
			matched to STM32WB55Cx/Rx, STM32WB50Cx, STM32WB35Cx, and STM32WB30Cx			
Z _{IN}	STM32WBxx single-ended	_	STM32WB50Cx,		Ω	
∠IN	impedance	-	STM32WB35Cx,	-	22	
			and			
			STM32WB30Cx			
Z _{OUT}	Antenna impedance	-	50	-	Ω	

Table 3. Electrical characteristics and RF performance ($T_{amb} = 25$ °C)

Symbol	Pare	ameter	Value			Unit
Symbol		imeter	Min.	Тур.	Max.	Offic
f	Frequency range	Frequency range			2500	MHz
IL	Insertion loss IS ₂₁ I			0.90	1.1	dB
RL _{IN}	Input return loss IS ₁₁ I		14	22		dB
RL _{OUT}	Output return loss IS ₂₂ I		16	24		dB
		Attenuation at 2fo	38	40		dB
	Harmonic rejection levels	Attenuation at 3fo	43	45		dB
Au	IS ₂₁ I	Attenuation at 4fo	41	46		dB
		Attenuation at 5fo	35	42		dB


DS13532 - Rev 1 page 2/13





1.1 RF measurement
















DS13532 - Rev 1 page 3/13







DS13532 - Rev 1 page 4/13



2 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

2.1 Bumpless CSP package information

Figure 9. Bumpless CSP package outline





Table 4. Bumpless CSP package mechanical data

Parameter	Description	Min.	Тур.	Max.	Unit
X	X dimension of the die	975	1000	1025	μm
Y	Y dimension of the die	1575	1600	1625	μm
Α	X pitch		500		μm
В	Y pitch		587		μm
A1	Distance from bump to edge of die on X axis		250		μm
B1	Distance from pad to edge of die on Y axis		213		μm
а	Pad dimension		200		μm
Т	Substrate thickness	375	400	425	μm

DS13532 - Rev 1 page 5/13






More packing information is available in the application note:

AN2348 Flip-Chip: "Package description and recommendations for use

Figure 12. Tape and reel outline



Pocket shape may vary depending on package

DS13532 - Rev 1 page 6/13



Table 5. Tape and reel mechanical data

	Dimensions					
Ref	Millimeters					
	Min	Тур	Max			
A0	1.04	1.09	1.14			
В0	1.64	1.69	1.74			
K0	0.47	0.52	0.57			
P1	3.9	4.0	4.1			
P0	3.9	4.0	4.1			
Ø D0	1.4	1.5	1.6			
Ø D1	0.35	0.40	0.45			
F	3.45	3.50	3.55			
P2	1.95	2.00	2.05			
W	7.9	8.0	8.3			

Table 6. Pad description top view (pads down)

Pad ref	Pad name	Description		
A1	OUT	Antenna		
A2	GND4	Ground		
A3	IN	STM32WBxx RF out		
B1	GND3	Ground		
B2	GND2	Ground		
В3	GND1	Ground		

DS13532 - Rev 1 page 7/13




3 Recommendation on PCB assembly

3.1 Land pattern

Top_Layer
Top_Solder _Mask

Figure 13. PCB land pattern recommendations

Figure 14. PCB stack-up recommendations



DS13532 - Rev 1 page 8/13



3.2 Stencil opening design

Top_Layer Stencil_Opening (Stencil opening aligned with footprint dimensions)

Figure 15. Stencil opening recommendations

3.3 Solder paste

- 1. 100 µm solder stencil thickness is recommended
- 2. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- 3. "No clean" solder paste is recommended.
- 4. Offers a high tack force to resist component movement during PCB movement.
- 5. Solder paste with fine particles: powder particle size is 20-45 μm.

3.4 Placement

- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- 3. Standard tolerance of ±0.05 mm is recommended.
- 4. 1.0 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

DS13532 - Rev 1 page 9/13



3.5 PCB design preference

- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. A symmetrical layout is recommended, to avoid any tilt phenomena caused by asymmetrical solder paste due to solder flow away.

DS13532 - Rev 1 page 10/13



4 Ordering information

Figure 16. Ordering information scheme




Table 7. Ordering information

Order code	Marking	Package	Weight	Base qty.	Delivery mode
MLPF-WB-01E3	TS	Bumpless CSP	1.546 mg	5000	Tape and reel (7")

DS13532 - Rev 1 page 11/13



Revision history

Table 8. Document revision history

Date	Version	Changes
20-Oct-2020	1	Initial release.

DS13532 - Rev 1 page 12/13



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS13532 - Rev 1 page 13/13