life.augmented

## Datasheet - production data



## Features



- AEC-Q100 qualified
- 2 configurable half bridges for 7.5 A load $\left(R_{\mathrm{ON}}=150 \mathrm{~m} \Omega\right)$ or 3 A load $\left(\mathrm{R}_{\mathrm{ON}}=300 \mathrm{~m} \Omega\right)$
- 2 half bridges for 0.5 A load $\left(\mathrm{R}_{\mathrm{ON}}=2000 \mathrm{~m} \Omega\right)$
- 1 configurable high-side driver for up to 1.5 A $\left(\mathrm{R}_{\mathrm{ON}}=500 \mathrm{~m} \Omega\right)$ or $0.35 \mathrm{~A}\left(\mathrm{R}_{\mathrm{ON}}=1600 \mathrm{~m} \Omega\right)$ load
- 1 configurable high-side driver for 0.7 A $\left(\mathrm{R}_{\mathrm{ON}}=800 \mathrm{~m} \Omega\right)$ or $0.35 \mathrm{~A}\left(\mathrm{R}_{\mathrm{ON}}=1600 \mathrm{~m} \Omega\right)$ load
- 3 configurable high-side drivers for $0.15 \mathrm{~A} / 0.35 \mathrm{~A}\left(\mathrm{R}_{\mathrm{ON}}=2 \Omega\right)$
- 1 configurable high-side driver for $0.25 \mathrm{~A} / 0.5 \mathrm{~A}$ $\left(R_{\mathrm{ON}}=2 \Omega\right.$ ) to supply EC Glass MOSFET
- 1 configurable P-channel high-side drivers for 0.15 A/0.25 A ( $\mathrm{R}_{\mathrm{ON}}=5 \Omega$ )
- Internal 10-bit PWM timer for each stand-alone high-side driver
- Buffered supply for voltage regulators and 1 high-side driver (OUT15 P-channel) to supply e.g. external contacts
- Programmable soft-start function to drive loads with higher inrush currents as current limitation value for OUT1-6 (i.e. motors) and OUT7, OUT8 (i.e. bulbs) with thermal expiration feature
- Flexible HS drivers (OUT7, OUT8 and OUT9) suitable to drive external LED modules with high input capacitance
- All the embedded outputs come with protection and supervision features:
- Current Monitor (high-side only)
- Open-load and Overcurrent
- Thermal warning and Thermal shutdown
- 2 fully protected drivers forexternal MOSFETs in H-bridge configuration, dual Half bridge configuration and combined configuration to drive 3 motors
- Fully protected driver for external high-side MOSFET
- Control block for electro-chromic element
- One 5 V voltage regulators for microcontroller supply
- One 5 V voltage tracker for peripheral supply
- Programmable reset generator for power-on and under voltage
- Configurable window watchdog
- LIN 2.2a compliant (SAEJ2602 compatible and SAE J2962-1 compliant) transceiver
- Advanced high speed CAN transceiver (ISO 11898-2:2003 /-5:2007 and SAE J2284 \& SAE J2962-2 compliant) with local failure and bus failure; HS-CAN Transceiver Conformance Test according to «Interoperability test specification for high-speed CAN transceiver or equivalent devices IOPT.CAN v02d00»
- Separated (Isolated) fail-safe block with 2 LS $\left(R_{O N}=1 \Omega\right)$ to pull down the gates of the external HS MOSFETs
- Thermal clusters
- A/D conversion of supply voltages and internal temperature sensors
- Embedded and programmable VS duty cycle adjustment for LED driver outputs
- Generator Mode for Power Trunk/Tailgate applications


## Contents

1 Description ..... 12
2 Block diagram and pin descriptions ..... 13
3 Electrical specifications ..... 18
3.1 Absolute maximum ratings ..... 18
3.2 ESD protection ..... 20
3.3 Thermal data ..... 20
3.3.1 LQFP64 thermal data ..... 21
3.4 Electrical characteristics ..... 24
3.4.1 Supply and supply monitoring ..... 24
3.4.2 Oscillator ..... 26
3.4.3 Power-on reset (VSREG) ..... 26
3.4.4 Voltage regulator V1 ..... 27
3.4.5 Voltage regulator V2 ..... 28
3.4.6 Reset output ..... 29
3.4.7 Watchdog timing ..... 30
3.4.8 Current monitor output (CM) ..... 32
3.4.9 Charge pump ..... 33
3.4.10 Outputs OUT1 - OUT15, ECV, ECDR ..... 34
3.4.11 Power outputs switching times ..... 35
3.4.12 Current Monitoring ..... 37
3.4.13 Heater ..... 40
3.4.14 H -bridge driver ..... 40
3.4.15 Gate drivers for the external Power-MOS switching times ..... 41
3.4.16 Drain source monitoring external H -bridges ..... 45
3.4.17 Drain source monitoring external heater MOSFET ..... 45
3.4.18 Open-load monitoring external H -bridges ..... 46
3.4.19 Open-load monitoring external heater MOSFET ..... 46
3.4.20 Electro-chrome mirror driver ..... 46
3.4.21 Fail safe low-side switch ..... 47
3.4.22 Wake up input WU ..... 48
3.4.23 High speed CAN transceiver ..... 48
3.4.24 LIN transceiver ..... 54
3.4.25 SPI ..... 58
3.4.26 Inputs TxD_C and TxD_L for Flash mode ..... 63
3.4.27 PWMH(1/2)A, PWMH(1/2)B and DIR inputs ..... 64
3.4.28 ADC characteristics ..... 64
3.4.29 Temperature diode characteristics ..... 65
3.4.30 Interrupt outputs ..... 65
3.4.31 Timer1 and Timer2 ..... 67
3.4.32 SGND loss comparator ..... 67
4 Application information ..... 68
4.1 Supply Vs, Vsreg ..... 68
4.2 Voltage Regulators ..... 68
4.2.1 Voltage regulator: V1 ..... 68
4.2.2 Voltage regulator: V2 ..... 68
4.2.3 Voltage Regulator Failure ..... 69
4.2.4 Short to ground detection ..... 69
4.2.5 Voltage regulator behavior ..... 70
4.3 Operating Modes ..... 70
4.3.1 Active Mode ..... 71
4.3.2 Flash Modes ..... 71
4.3.3 SW-Debug Mode ..... 71
4.3.4 V1_Standby mode ..... 73
4.3.5 Interrupt ..... 74
4.3.6 CAN wake-up signalization ..... 75
4.3.7 VBAT_Standby mode ..... 75
4.4 Wake up from Standby Modes ..... 75
4.4.1 Wake up inputs ..... 76
4.5 Functional Overview (truth table) ..... 77
4.6 Configurable Window Watchdog ..... 78
4.6.1 Change Watchdog timing ..... 81
4.7 Fail Safe Mode ..... 81
4.7.1 Temporary Failures ..... 81
4.7.2 Non-recoverable failures - forced VBAT_Standby mode ..... 82
4.8 Reset output (NReset) ..... 84
4.9 LIN Bus Interface ..... 85
4.9.1 Features ..... 85
4.9.2 Error Handling ..... 86
4.9.3 Wake up from Standby Modes ..... 86
4.9.4 Receive-only mode ..... 87
4.10 High-speed CAN bus transceiver ..... 88
4.10.1 Features ..... 88
4.10.2 CAN Transceiver operating modes ..... 89
4.10.3 Automatic Voltage Biasing ..... 90
4.10.4 Wake up by CAN ..... 90
4.10.5 CAN looping ..... 91
4.10.6 Pretended Networking ..... 91
4.10.7 CAN Error Handling ..... 91
4.11 Serial Peripheral Interface (ST SPI Standard) ..... 92
4.12 Power Supply Fail ..... 93
4.12.1 Vs supply failure ..... 93
4.12.2 Vsreg supply failure ..... 94
4.13 Temperature warning and thermal shut-down ..... 96
4.14 Power Outputs OUT1... 15 ..... 97
4.15 Auto-recovery alert and thermal expiration ..... 98
4.16 Charge Pump ..... 100
4.17 Inductive Loads ..... 100
4.18 Open-load detection ..... 100
4.19 Overcurrent Management: Recovery or Latch ..... 100
4.20 Overcurrent Recovery and Short-Circuit detection ..... 101
4.21 Constant current mode ..... 103
4.22 Current monitor and direct drive input ..... 104
4.23 PWM-Mode of the Power-Outputs ..... 105
4.24 Cross-current protection ..... 105
4.25 Programmable soft-start function to drive loads with higher inrush current ..... 105
4.26 H-bridge control ..... 106
4.27 H-Bridge Driver Slew-Rate Control ..... 108
4.28 Resistive low ..... 109
4.29 Short circuit detection / drain source monitoring ..... 109
4.30 H-Bridge-Monitoring in Off-Mode ..... 110
4.31 Programmable cross current protection ..... 113
4.32 Power window H-bridge safety switch off block ..... 114
4.33 Generator mode ..... 116
4.33.1 Generator Mode in Active Mode ..... 116
4.33.2 Generator Mode in Standby Modes ..... 116
4.34 Heater MOSFET Driver ..... 117
4.35 Controller of electro-chromic glass ..... 118
4.36 Temperature warning and shutdown ..... 120
4.37 Thermal clusters ..... 120
4.38 VS compensation (duty cycle adjustment) module ..... 122
4.39 Analog digital converter ..... 123
5 Serial Peripheral Interface (SPI) ..... 125
5.1 ST SPI 4.0 ..... 125
5.1.1 Physical Layer ..... 126
5.2 Signal description ..... 126
5.2.1 Clock and data characteristics ..... 127
5.2.2 Communication Protocol ..... 128
5.2.3 Address Definition ..... 131
5.2.4 Protocol Failure Detection ..... 137
6 Application ..... 139
7 SPI registers ..... 140
7.1 Global Status Byte GSB ..... 140
7.2 Control register overview ..... 144
7.3 Status register overview ..... 148
7.4 Control registers ..... 150
7.4.1 Control Register CR1 (0x01) ..... 150
7.4.2 Control Register CR2 (0x02) ..... 153
7.4.3 Control Register CR3 (0x03) ..... 156
7.4.4 Control Register CR4 (0x04) ..... 158
7.4.5 Control Register CR5 (0x05) ..... 159
7.4.6 Control Register CR6 (0x06) ..... 161
7.4.7 Control Register CR7 (0x07) ..... 162
7.4.8 Control Register CR8 (0x08) ..... 163
7.4.9 Control Register CR9 (0x09) ..... 166
7.4.10 Control Register CR10 (0x0A) ..... 167
7.4.11 Control Register CR11 (0x0B) ..... 169
7.4.12 Control Register CR12 (0x0C) ..... 170
7.4.13 Control Register CR13 (0x0D) to CR16 (0x10) ..... 172
7.4.14 Control Register CR17 (0x11) to CR20 (0x14) ..... 173
7.4.15 Control Register CR21 (0x15) ..... 174
7.4.16 Control Register CR22 ( $0 \times 16$ ) ..... 176
7.4.17 Configuration Register (0x3F) ..... 177
7.5 Status registers ..... 180
7.5.1 Status Register SR1 (0x31) ..... 180
7.5.2 Status Register SR2 (0x32) ..... 182
7.5.3 Status Register SR3 (0x33) ..... 184
7.5.4 Status Register SR4 (0x34) ..... 186
7.5.5 Status Register SR5 (0x35) ..... 187
7.5.6 Status Register SR6 (0x36) ..... 188
7.5.7 Status Register SR7 ( $0 \times 37$ ) to SR9 ( $0 \times 39$ ) ..... 189
7.5.8 Status Register SR10 (0x3A) ..... 190
7.5.9 Status Register SR11 (0x3B) ..... 191
7.5.10 Status Register SR12 (0x3C) ..... 192
8 Package information ..... 193
8.1 LQFP-64 package information ..... 193
8.2 LQFP-64 marking information ..... 195
9 Order code ..... 196
10 Revision history ..... 197

## List of tables

Table 1. Pin definition and functions ..... 13
Table 2. Absolute maximum ratings ..... 18
Table 3. ESD protection ..... 20
Table 4. Operating junction temperature ..... 20
Table 5. Temperature Warning and Thermal Shutdown ..... 21
Table 6. Electrical parameters numbering ..... 24
Table 7. Supply and supply monitoring ..... 24
Table 8. Oscillator ..... 26
Table 9. Power-on reset (VSREG) ..... 26
Table 10. Voltage regulator V1 ..... 27
Table 11. Voltage Regulator V2 ..... 28
Table 12. Voltage Tracker V2 ..... 29
Table 13. Reset output ..... 29
Table 14. Watchdog timing ..... 30
Table 15. Current monitor output (CM) ..... 32
Table 16. Charge pump electrical characteristics ..... 33
Table 17. Outputs OUT1 - OUT15, ECV and ECDR ..... 34
Table 18. Power outputs switching times ..... 35
Table 19. Current monitoring ..... 37
Table 20. Heater. ..... 40
Table 21. H-bridge driver ..... 40
Table 22. Gate drivers for the external Power-MOS switching times ..... 41
Table 23. Drain source monitoring external H-bridge. ..... 45
Table 24. Drain source monitoring external heater MOSFET ..... 45
Table 25. Open-load monitoring external H-bridge. ..... 46
Table 26. Open-load monitoring external heater MOSFET ..... 46
Table 27. Electro-chrome mirror driver ..... 47
Table 28. Fail safe low-side switch ..... 47
Table 29. Wake-up inputs. ..... 48
Table 30. CAN communication operating range ..... 49
Table 31. CAN transmit data input: pin TxD_C. ..... 49
Table 32. CAN receive data output: Pin RxD_C ..... 49
Table 33. CAN transmitter dominant output characteristics ..... 50
Table 34. CAN transmitter recessive output characteristics, CAN normal mode ..... 51
Table 35. CAN transmitter recessive output characteristics, CAN low-power mode, biasing active ..... 51
Table 36. CAN transmitter recessive output characteristics, CAN low-power mode, biasing inactive ..... 51
Table 37. CAN receiver input characteristics during CAN normal mode ..... 52
Table 38. CAN receiver input characteristics during CAN low power mode, biasing active . ..... 52
Table 39. CAN Receiver input characteristics during CAN Low power mode, biasing inactive ..... 52
Table 40. CAN receiver input resistance biasing active ..... 53
Table 41. CAN transceiver delay ..... 53
Table 42. Maximum leakage currents on CAN_H and CAN_L, unpowered ..... 54
Table 43. Biasing control timings ..... 54
Table 44. LIN transmit data input: pin TxD_L ..... 55
Table 45. LIN receive data output: pin RxD_L ..... 55
Table 46. LIN transmitter and receiver: pin LIN ..... 55
Table 47. LIN transceiver timing ..... 56
Table 48. Input: CSN ..... 58
Table 49. Inputs: CLK, DI ..... 58
Table 50. DI, CLK and CSN timing ..... 59
Table 51. Output: DO ..... 59
Table 52. DO timing ..... 59
Table 53. CSN timing ..... 60
Table 54. Inputs: TxD_C and TxD_L for Flash mode ..... 64
Table 55. Inputs PWMH1A, PWMH2A, PWMH1B, PWMH2B, DIR ..... 64
Table 56. ADC characteristics ..... 64
Table 57. Temperature diode characteristics ..... 65
Table 58. Interrupt outputs ..... 65
Table 59. Timer1 and Timer2 ..... 67
Table 60. SGND loss comparator. ..... 67
Table 61. CAN wake-up signalization ..... 75
Table 62. Wake-up events description ..... 76
Table 63. Status of different functions/features vs operating modes ..... 77
Table 64. Temporary failures description ..... 82
Table 65. Non-recoverable failure ..... 83
Table 66. Power output settings ..... 98
Table 67. Current Monitor/Direct configurations ..... 105
Table 68. H-bridge y $(y=A, B)$ control truth table in Single mode ( $\mathrm{DMy}=0$ ). ..... 107
Table 69. H-bridge $y(y=A, B)$ control truth table in Dual Mode $(D M y=1)$ for the leg $x(x=1,2)$. ..... 108
Table 70. H-bridge monitoring in off-mode ..... 112
Table 71. Wake UP for Generator Mode ..... 116
Table 72. Wake UP for Generator Mode ..... 117
Table 73. Heater MOSFET control truth table ..... 118
Table 74. Thermal cluster definition ..... 122
Table 75. Operating Codes. ..... 128
Table 76. Global Status Byte ..... 130
Table 77. Device application access ..... 131
Table 78. Device information read access ..... 131
Table 79. RAM address range ..... 131
Table 80. ROM address range ..... 132
Table 81. Information Registers Map ..... 133
Table 82. SPI Mode Register ..... 134
Table 83. Burst Read Bit. ..... 134
Table 84. SPI Data Length ..... 134
Table 85. Data Consistency Check ..... 135
Table 86. WD Type/Timing ..... 135
Table 87. WD bit position ..... 136
Table 88. Global Status Byte (GSB) ..... 140
Table 89. Global Status Byte (GSB) description ..... 140
Table 90. Control register overview ..... 144
Table 91. Status register overview ..... 148
Table 92. CR1 signals description ..... 150
Table 93. Wake-up input1 filter configuration ..... 152
Table 94. CAN transceiver mode ..... 152
Table 95. Voltage regulator V2 configuration ..... 152
Table 96. Standby transition configuration ..... 153
Table 97. CR2 signals description ..... 153
Table 98. Configuration of Timer x on-time ..... 155
Table 99. CR3 signals description ..... 157
Table 100. CR4 signals description ..... 158
Table 101. CR5 signals description ..... 160
Table 102. OUTx Configuration bits ..... 160
Table 103. CR6 signals description ..... 161
Table 104. CR7 signals description ..... 162
Table 105. CR8 signals description ..... 164
Table 106. CR9 signals description ..... 166
Table 107. CR10 signals description ..... 167
Table 108. CR11 signals description ..... 169
Table 109. CR12 signals description ..... 171
Table 110. CR13 to CR16 signals description ..... 172
Table 111. CR17 to CR20 signals description ..... 173
Table 112. CR21 signals description ..... 175
Table 113. CR22 signals description ..... 176
Table 114. Configuration Register signals description ..... 177
Table 115. SR1 signals description ..... 180
Table 116. SR2 signals description ..... 182
Table 117. SR3 signals description ..... 185
Table 118. SR4 signals description ..... 186
Table 119. SR5 signals description ..... 187
Table 120. SR6 signals description ..... 188
Table 121. SR7 to SR9 signals description ..... 189
Table 122. SR10 signals description ..... 190
Table 123. SR11 signals description ..... 191
Table 124. SR12 signals description ..... 192
Table 125. LQFP-64 mechanical data ..... 193
Table 126. Ordering information ..... 196
Table 127. Document revision history ..... 197

## List of figures

Figure 1. Block diagram ..... 13
Figure 2. Pin Connection (top view) ..... 17
Figure 3. Activation profile ..... 22
Figure 4. Activation profile (first cycle) ..... 23
Figure 5. LQFP64 package and PCB thermal configuration ..... 23
Figure 6. Voltage regulator V1 characteristics (quiescent current and accuracy) ..... 28
Figure 7. Watchdog timing ..... 31
Figure 8. Watchdog early, late and safe windows ..... 32
Figure 9. H-driver delay times ..... 43
Figure 10. IGHxr ranges ..... 44
Figure 11. IGHxf ranges ..... 44
Figure 12. LIN transmit, receive timing ..... 58
Figure 13. SPI - transfer timing diagram ..... 61
Figure 14. SPI input timing. ..... 61
Figure 15. SPI output timing ..... 62
Figure 16. SPI CSN - output timing ..... 63
Figure 17. SPI - CSN high to low transition and global status bit access ..... 63
Figure 18. Voltage regulator behavior and diagnosis during supply voltage ..... 70
Figure 19. Sequence to disable/enable the watchdog in CAN Flash mode ..... 71
Figure 20. Sequence to enter in SW-Debug mode ..... 73
Figure 21. NINT pins ..... 74
Figure 22. Main operating modes ..... 78
Figure 23. Watchdog in normal operating mode (no errors) ..... 80
Figure 24. Watchdog with error conditions ..... 80
Figure 25. Watchdog in Flash mode ..... 81
Figure 26. NReset pin ..... 84
Figure 27. RxD_L pin. ..... 85
Figure 28. Wake-up behavior according to LIN 2.2a ..... 87
Figure 29. RxD_C pin ..... 88
Figure 30. CAN transceiver state diagram ..... 89
Figure 31. CAN wake up capabilities ..... 91
Figure 32. Thermal shutdown protection and diagnosis ..... 96
Figure 33. Example of long auto-recovery on OUT7. Temperature acquisition starts after tAR, thermal expiration occurs after $\Delta=30^{\circ}$ ..... 99
Figure 34. Block diagram of physical realization of AR alert and thermal expiration ..... 99
Figure 35. Charge pump low filtering and start up implementation ..... 100
Figure 36. Example of programmable soft start function for inductive loads and incandescent bulbs101
Figure 37. Typical working current for a motor connected to OUT1 and OUT6 in low on resistance andrelated over-current and short circuit thresholds102
Figure 38. Triggering cases of over-current and short circuit thresholds. ..... 103
Figure 39. Constant current mode ..... 104
Figure 40. Software strategy for half bridges before applying auto-recovery mode. ..... 106
Figure 41. H-bridge GSHx slope ..... 109
Figure 42. H-bridge diagnosis ..... 110
Figure 43. H-bridge open-load-detection (no open-load detected) ..... 111
Figure 44. H-bridge open-load-detection (open-load detected) ..... 111
Figure 45. H-bridge open-load-detection (short to ground detected). ..... 112
Figure 46. H-bridge open-load-detection (short to Vs detected) ..... 112
Figure 47. PWMH cross current protection time implementation ..... 113
Figure 48. LSx_FSO: low-side driver "passively" turned on, taking supply from output pin (if main supply fails), can guarantee VLSx FSO < VOUT max ..... 115
Figure 49. Safety concept ..... 115
Figure 50. Heater MOSFET open-load and short-circuit to GND detection ..... 118
Figure 51. Electro-chrome control block ..... 120
Figure 52. Thermal clusters identification ..... 122
Figure 53. Block diagram Vs compensation (duty cycle adjustment) module ..... 123
Figure 54. Sequential ADC Read Out for VSREG, VS, WU and THCL1... THCL6 ..... 124
Figure 55. SPI pin description ..... 126
Figure 56. SDO pin ..... 127
Figure 57. SPI signal description ..... 127
Figure 58. SDI Frame ..... 128
Figure 59. SDO frame ..... 130
Figure 60. Window watchdog operation ..... 136
Figure 61. Typical application diagram ..... 139
Figure 62. Control Register CR1 ..... 150
Figure 63. Control Register CR2 ..... 153
Figure 64. Timer_x controlled by DIR ..... 156
Figure 65. Control Register CR3 ..... 156
Figure 66. Control Register CR4 ..... 158
Figure 67. Control Register CR5 ..... 159
Figure 68. Control Register CR6 ..... 161
Figure 69. Control Register CR7 ..... 162
Figure 70. Control Register CR8 ..... 163
Figure 71. Control Register CR9 ..... 166
Figure 72. Control Register CR10 ..... 167
Figure 73. Control Register CR11 ..... 169
Figure 74. Control Register CR12 ..... 170
Figure 75. Control Register CR13 to CR16 ..... 172
Figure 76. Control Registers CR17-CR20 ..... 173
Figure 77. Control Register CR21 ..... 174
Figure 78. Control Register CR22 ..... 176
Figure 79. Configuration Register ..... 177
Figure 80. Status Register SR1 (0x31) ..... 180
Figure 81. Status Register SR2 (0x32) ..... 182
Figure 82. Status Register SR3 (0x33) ..... 184
Figure 83. Status Register SR4 (0x34) ..... 186
Figure 84. Status Register SR5 (0x35) ..... 187
Figure 85. Status Register SR6 (0x36) ..... 188
Figure 86. Status Register SR7 (0x37) to SR9 (0x39) ..... 189
Figure 87. Status Register SR10 (0x3A) ..... 190
Figure 88. Status Register SR11 (0x3B) ..... 191
Figure 89. Status Register SR12 (0x3C) ..... 192
Figure 90. LQFP-64 package dimension ..... 193
Figure 91. LQFP-64 footprint ..... 195
Figure 92. LQFP-64 marking information ..... 195

## 1 Description

The L99DZ200G is a door zone systems IC providing electronic control modules with enhanced power management power supply functionality, including various standby modes, as well as LIN and HS CAN physical communication layers.

The two low-drop voltage regulators of the device supply the system microcontroller and external peripheral loads such as sensors and provide enhanced system standby functionality with programmable local and remote wake-up capability. In addition 5 high-side drivers to supply LEDs, 2 high-side drivers to supply bulbs increase the system integration level.

Three High Side drivers can be configured to support the so-called Constant Current mode conceived to supply external LED modules with huge decoupling capacitors.

Up to 3 DC motors and 8 external MOS transistors (4 for each of the 2 H -bridges) in H bridge configuration can be driven. An additional gate drive can control an external MOSFET in high-side configuration to supply a resistive load connected to GND (e.g. mirror heater). An electro-chromic mirror glass can be controlled using the integrated SPI-driven module in conjunction with an external MOS transistor. All outputs are SC protected and implement an open-load diagnosis.

The ST standard SPI interface (4.0) allows control and diagnosis of the device and enables generic software development.

## 2 Block diagram and pin descriptions

Figure 1. Block diagram


Table 1. Pin definition and functions

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 1 | WU | Wake-up Input: Input pin for static or cyclic monitoring of external contacts or Vbat <br> measurement (configurable via SPI) |
| 2 | GL1B | Gate driver for PowerMOS low-side switch in half-bridge 1 (H-bridge B) |
| 3 | SH1B | Source of high-side switch in half-bridge 1 (H-bridge B) |
| 4 | GH1B | Gate driver for PowerMOS high-side switch in half-bridge 1 (H-bridge B) |

Table 1. Pin definition and functions (continued)

| Pin | Symbol |  |
| :---: | :---: | :--- |
| 5 | GH2B | Gate driver for PowerMOS high-side switch in half-bridge 2 (H-bridge B) |
| 6 | SH2B | Source of high-side switch in half-bridge 2 (H-bridge B) |
| 7 | GL2B | Gate driver for PowerMOS low-side switch in half-bridge 2 (H-bridge B) |
| 8 | CP2M | Charge pump pin for capacitor 2, negative side |
| 9 | CP2P | Charge pump pin for capacitor 2, positive side |
| 10 | CP | Charge pump output |
| 11 | CP1P | Charge pump pin for capacitor 1, positive side |
| 12 | CP1M | Charge pump pin for capacitor 1, negative side |
| 13 | GHheater | Gate driver for external power N-Channel MOSFET in high-side configuration to control the <br> heater |
| 14 | SHheater | Source of high-side MOSFET to control the heater |
| 15 | LSA_FSO | Fail Safe low-side switch (Active low) <br> 16 LSB_FSO | | Fail Safe low-side switch (Active low) |
| :--- |
| 27 |

Table 1. Pin definition and functions (continued)

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 28 | OUT2 | Half-bridge outputs: the output is built by a high-side and a low-side switch which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high-side driver from output to VS, low-side driver from GND to output) |
| 29 | OUT3 | Half-bridge outputs: the output is built by a high-side and a low-side switch which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high-side driver from output to Vs, low-side driver from GND to output) |
| 30 | VS; 3rd pin | Current capability (for the pin description see above) |
| 31 | OUT14 | High-side-driver output to drive LEDs |
| 32 | PGND | Power Ground |
| 33 | ECV | ECV: using the device in EC control mode this pin is used as voltage monitor input. For fast discharge an additional low-side-switch is implemented |
| 34 | ECDR | ECDR: using the device in EC control mode this pin is used to control the gate of an external N-Channel MOSFET |
| 35 | OUT15 | P-Channel High-side-driver output to drive LEDs or to supply contacts even in standby mode; supplied by VsREG |
| 36 | Vsreg | Power supply voltage to supply the internal voltage regulator, the internal voltage tracker and OUT15 (external reverse battery protection required / Diode) for this input a ceramic capacitor as close as possible to GND and an electrolytic back up capacitor is recommended. |
| 37 | SGND | Signal Ground |
| 38 | CM / DIR | Current monitor output / DIR input: depending on the selected multiplexer bits CM_SEL_x (CR 7) of the Control Register, this output sources an image of the instant current; through the corresponding high-side driver with a fixed ratio. This pin is bidirectional. The Microcontroller can overdrive the current monitor signal to provide the Direct Drive Input. |
| 39 | CLK | SPI: serial clock input |
| 40 | DO | SPI: serial data output (push pull output stage) |
| 41 | DI | SPI: serial data input |
| 42 | CSN | SPI: chip select not input |
| 43 | TxD_L | LIN Transmit data input |
| 44 | RxD_L/NINT | RxD_L -> LIN receive data output; NINT -> indicates local/remote wake-up events (push pull output stage) |
| 45 | TxD_C | CAN transmit data input |
| 46 | RxD_C/NINT | CAN receive data output; NINT -> indicates local/remote wake-up events (push pull output stage) |
| 47 | NINT | Interrupt output (low active; push-pull output stage) to indicate VSREG early warning (Active mode); indicates wake-up events from V1_Standby mode |
| 48 | PWMH1B | PWMH1 input for H-bridge B: this input signal can be used to control the H -bridge B Gate Drivers. |

Table 1. Pin definition and functions (continued)

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 49 | PWMH2B | PWMH2 input for H-bridge B: this input signal can be used to control the H-bridge B Gate <br> Drivers. |
| 50 | PWMH1A | PWMH1 input for H-bridge A: this input signal can be used to control the H-bridge A Gate <br> Drivers. |
| 51 | PWMH2A | PWMH2 input for H-bridge A: this input signal can be used to control the H-bridge A Gate <br> Drivers. |
| 52 | NRESET | NReset output to microcontroller; (reset state $=$ LOW) (Low-side switch with drain connected <br> to the output pin and internal pull up resistance to 5V_1) |
| 53 | 5 V_1 | Voltage regulator 1 output: 5 V supply e.g. microcontroller, CAN transceiver |
| 54 | CAN_SUP | CAN supply input; to allow external CAN supply from V1 regulator |
| 55 | CAN_L | CAN low level voltage I/O |
| 56 | CAN_H | CAN high level voltage I/O |
| 57 | LIN | LIN bus line |
| 58 | GL1A | Gate driver for PowerMOS low-side switch in half-bridge 1 (H-bridge A) |
| 59 | SH1A | Source of high-side switch in half-bridge 1 (H-bridge A) |
| 60 | GH1A | Gate driver for PowerMOS high-side switch in half-bridge 1 (H-bridge A) |
| 61 | GH2A | Gate driver for PowerMOS high-side switch in half-bridge 2 (H-bridge A) |
| 62 | SH2A | Source of high-side switch in half-bridge 2 (H-bridge A) |
| 63 | GL2A | Gate driver for PowerMOS low-side switch in half-bridge 2 (H-bridge A) |
| 64 | $5 V 2$ | Voltage Regulator or Tracker 2 output: 5 V supply for external loads (potentiometer, <br> sensors). 5V_2 pin is protected against short to ground or to battery |
| TAB |  | Connect to ground |

Figure 2. Pin Connection (top view)


## 3 Electrical specifications

### 3.1 Absolute maximum ratings

Stressing the device above the rating listed in Table 2 may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Table 2. Absolute maximum ratings

| Symbol | Parameter / Test condition | Value [DC Voltage] | Unit |
| :---: | :---: | :---: | :---: |
| Vs, VsREG | DC supply voltage / "jump start" | -0.3 to +28 | V |
|  | Load dump | -0.3 to +40 | V |
| 5V_1 | Stabilized supply voltage, logic supply | -0.3 to 6.5 V 1 < VSREG | V |
| 5 V _ ${ }^{(1)}$ | Stabilized supply voltage | -0.3 to $+28^{(2)}$ | V |
| Vdi, Vclk,Vcsn,Vdo, Vrxdlinint, Vrxdc, Vnreset, Vcm, Vdir, Vpwim, Vint | Logic input / output voltage range | -0.3 to V1+0.3 | V |
| Vtxdc, Vtxdl | Multi-Level Inputs | -0.3 to 40 | V |
| VLSA_FSO, VLSB_FSO | Output voltage range of Fail-Safe Low-side Switches | -0.3 to 35 | V |
| Vwu | DC Wake up input voltage / "jump start" | -0.3 to +28 | V |
|  | Load dump | -0.3 to +40 | V |
| VLIN | LIN bus I/O voltage range | -20 to +40 | V |
| IInput ${ }^{(3)}$ | Current injection into Vs related input pins | 20 | mA |
| Iout_INJ ${ }^{(3)}$ | Current injection into Vs related outputs | 20 | mA |
| $\mathrm{V}_{\text {CANSUP }}{ }^{(4)}$ | CAN supply | -0.3 to +5.25 | V |
| Vcanh, Vcanl | CAN bus I/O voltage range | -27 to +40 | V |
| Vcanh - Vcanl | Differential CAN-Bus Voltage | -5 to +10 | V |
| Voutn, Vecdr, Vecv | Output voltage ( $\mathrm{n}=1,2,3,6,7,8,9,10,13,14,15$ ) | -0.3 to Vs+0.3 | V |
| VGH1, VGH2 (VGHx) | High Voltage Signal Pins | $\begin{aligned} & \text { VsHx-0.3 to Vshx }+13 ; \\ & \text { VcP }+0.3 \end{aligned}$ | V |
| VGL1, Vgl2 (VGLx) | High Voltage Signal Pins | -0.3 to 13; | V |
| Vsh1, VsH2 (VSHx) | High Voltage Signal Pins | -1 to $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
|  | High Voltage Signal Pins; single pulse with tmax $=$ 200 ns | -5 to 40 | V |
| VCP1P | High Voltage Signal Pins | Vs-0.3 to Vs +14 | V |
| VCP2P | High Voltage Signal Pins | Vs-0.6 to Vs+14 | V |
| VcP1m, VcP2m | High Voltage Signal Pins | -0.3 to Vs+0.3 | V |
| VCP | High Voltage Signal Pin Vs $\leq 26 \mathrm{~V}$ | Vs-0.3 to Vs+14 | V |

Table 2. Absolute maximum ratings (continued)

| Symbol | Parameter / Test condition | Value [DC Voltage] | Unit |
| :---: | :---: | :---: | :---: |
|  | High Voltage Signal Pin Vs > 26 V | Vs-0.3 to +40 | V |
| VGH_heater |  | $\begin{gathered} \text { Vsheater- } 0.3 \text { to } \\ \text { VSheater }+13 ; \text { VcP }+0.3 \end{gathered}$ | V |
| Vsh_heater |  | -0.3 to Vs+0.3 | V |
| IOUT2, IOUT3, IOUT8, IOUT9, IOUT10, IOUT13, IOUT14 | Output current ${ }^{(2)}$ | $\pm 2.5$ | A |
| IOUT7 |  | $\pm 5$ | A |
| IECV, IOUT15 |  | $\pm 1.25$ | A |
| IOUT1,6 |  | $\pm 10$ | A |
| $\mathrm{I}_{\text {VScum }}$ | Maximum cumulated current at Vs drawn by OUT1 ${ }^{(2)}$ | 10 | A |
| IVscum | Maximum cumulated current at Vs drawn by OUT6 ${ }^{(2)}$ | 10 | A |
| $I_{\text {Vscum }}$ | Maximum cumulated current at Vs drawn by OUT3 \& OUT14 ${ }^{(2)}$ | 2.5 | A |
| $I_{\text {Vscum }}$ | Maximum cumulated current at Vs drawn by OUT2 \& OUT8 ${ }^{(2)}$ | 2.5 | A |
| $\mathrm{I}_{\text {VScum }}$ | Maximum cumulated current at Vs drawn by OUT7 ${ }^{(2)}$ | 5 | A |
| $I_{\text {Vscum }}$ | Maximum cumulated current at Vs drawn by OUT9, OUT10, OUT13 and CP | 2.5 | A |
| IVSREG | Maximum current at VSREG pin ${ }^{(2)}\left(5 \mathrm{~V} \_1.5 \mathrm{~V} \_2\right)$ \& OUT15 | $\pm 1.25$ | A |
| $\mathrm{I}_{\text {PGNDcum }}$ | Maximum cumulated current at PGND drawn by OUT1 ${ }^{(2)}$ | 10 | A |
| $\mathrm{I}_{\text {PGNDcum }}$ | Maximum cumulated current at PGND drawn by OUT6 ${ }^{(2)}$ | 10 | A |
| $\mathrm{I}_{\text {PGNDcum }}$ | Maximum cumulated current at PGND drawn by OUT2 ${ }^{(2)}$ | 2.5 | A |
| $\mathrm{I}_{\text {PGNDcum }}$ | Maximum cumulated current at PGND drawn by OUT3 \& ECV ${ }^{(2)}$ | 2.5 | A |
| $\mathrm{I}_{\text {SGND }}$ | Maximum current at SGND ${ }^{(2)}$ | $\pm 1.25$ | A |
| GND pins | PGND versus SGND | -0.3 to 0.3 | V |

1. $5 \mathrm{~V} \_2$ is robust against SC to 28 V only in case VSREG is supplied.
2. Values for the absolute maximum DC current through the bond wires. This value does not consider maximum power dissipation or other limits.
3. Guaranteed by design.
4. When CAN_SUP pin is directly connected to the $5 \mathrm{~V} \_1$ pin, the relevant absolute maximum rating becomes $[-0.3 \mathrm{~V}, 5.25 \mathrm{~V}$ ] for both the connected pins.

Note: $\quad$ All maximum ratings are absolute ratings. Leaving the limitation of any of these values may cause an irreversible damage of the integrated circuit!

Note: Loss of ground or ground shift with externally grounded loads: ESD structures are configured for nominal currents only. If external loads are connected to different grounds, the current load must be limited to this nominal current.

### 3.2 ESD protection

Table 3. ESD protection

| Parameter | Value | Unit |
| :---: | :---: | :---: |
| All pins ${ }^{(1)}$ | +/-2 | kV |
| All power output pins ${ }^{(2)}$ : OUT1-15, ECV | +/-4 | kV |
| LIN | +/-25 ${ }^{(3)}$ | kV |
|  | $+/-15^{(4)}$ |  |
|  | $+/-8^{(2)}$ |  |
|  | $+/-8^{(5)}$ |  |
|  | $+/-6^{(6)}$ |  |
| CAN_H, CAN_L | $+/-15^{(7)}$ | kV |
|  | +/-8 ${ }^{(2)}$ | kV |
|  | $+/-6^{(6)}$ |  |
| All pins ${ }^{(8)}$ | +/-500 | V |
| Corner pins ${ }^{(8)}$ | +/-750 | V |

1. HBM (human body model, 100pF, 1.5 k ) according to AEC-Q100-002.
2. HBM with all none zapped pins grounded.
3. Air discharge for LIN (according to SAE J2962-1, July 2019) C $=150 \mathrm{pF}, \mathrm{R}=2 \mathrm{k} \Omega$ and ST ESDLIN1524BJ.
4. Air discharge for LIN (according to SAE J2962-1, July 2019) $\mathrm{C}=330 \mathrm{pF}, \mathrm{R}=2 \mathrm{k} \Omega$ and ST ESDLIN1524BJ.
5. Indirect ESD Test according to IEC 61000-4-2 (150pF, 330 2 ) and 'Hardware Requirements for LIN, CAN and Flexray Interfaces in Automotive Applications' (version 1.3, May 2012).
6. Direct ESD Test according to IEC 61000-4-2 (150pF, 330 ) and 'Hardware Requirements for LIN, CAN and Flexray Interfaces in Automotive Applications' (version 1.3, May 2012).
7. Air discharge for CAN (according to SAE J2962-2, July 2019) C $=330 \mathrm{pF}, \mathrm{R}=2 \mathrm{k} \Omega$ and ST ESDCAN042BWY.
8. Charged Device Model according to AEC-Q100-011.

### 3.3 Thermal data

Table 4. Operating junction temperature

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{j}}$ | Operating junction temperature | -40 to 175 | ${ }^{\circ} \mathrm{C}$ |

All parameters are guaranteed in the junction temperature range -40 to $150^{\circ} \mathrm{C}$ (unless otherwise specified); the device is still operative and functional at higher temperatures (up to $175^{\circ} \mathrm{C}$ ).

Note: $\quad$ Parameters limits at higher junction temperatures than $150^{\circ} \mathrm{C}$ may change with respect to what is specified as per the standard temperature range.

Note: $\quad$ Device functionality at high junction temperature is guaranteed by characterization.
Table 5. Temperature Warning and Thermal Shutdown

| Item ${ }^{(1)}$ | Symbol | Parameter |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F. 025 | Tw | Thermal warning threshold | $\mathrm{T}_{\mathrm{j}}{ }^{(2)}$ | 140 | 150 | 160 | ${ }^{\circ} \mathrm{C}$ |
| F. 026 | TsD1 | Thermal shutdown junction temperature 1 | $\mathrm{T}_{\mathrm{j}}{ }^{(2)}$ <br> Cluster 1-4 | 165 | 175 | 185 | ${ }^{\circ} \mathrm{C}$ |
| F. 027 |  |  | $\mathrm{T}_{\mathrm{j}}{ }^{(2)}$ <br> Cluster 5-6 | 165 | 175 | 193 |  |
| F. 028 | TsD2 | Thermal shutdown junction temperature 2 | $\mathrm{T}_{\mathrm{j}}{ }^{(2)}$ | 175 | 185 | 198 | ${ }^{\circ} \mathrm{C}$ |
| F. 029 | TsD12hys |  | Hysteresis |  | 5 |  | ${ }^{\circ} \mathrm{C}$ |
| F. 030 | $\mathrm{T}_{\mathrm{jft}}{ }^{(3)}$ | Thermal warning / shutdown filter time |  |  | 32 |  | $\mu \mathrm{s}$ |

1. The Item numbering is described in Section 3.4: Electrical characteristics.
2. Non-overlapping.
3. Tested by scan.

### 3.3.1 LQFP64 thermal data

L99DZ200G embeds a multitude of junctions (i.e. Outputs based on a Power MOSFET stage) housed in a relatively small piece of silicon. The devices contain, among all the described features, 4 Half-bridges ( 8 N -Channel PowerMOS), 7 high-sides, two voltage regulators (one of which can work as voltage tracker); all the other derivatives, even if smaller than the family super set device, still contain a significant number of junctions.

For this reason, using the Thermal Impedance of a single junction (i.e. voltage regulator or major power dissipation contributor) does not allow to predict thermal behavior of the whole device and therefore it is not possible to assess if a device is thermally suitable for a given activation profile and loads characteristics.
Thermal information is provided as temperature reading by different clusters placed close to the most dissipative junctions.

Some representative and realistic worst-case thermal profiles are described in the below paragraph.
The following measurement methods can be easily implemented, by the final user, for a specific activation profile.

## L99DZ200G thermal profiles

Activation Profile

Battery Voltage: 16 V , ambient temperature start: $85^{\circ} \mathrm{C}$
DC activation

- V1 charged with 70 mA (DC activation)
- V2 charged with 30 mA (DC activation)
- OUT7: $1 \times 10 \mathrm{~W}$ bulb (DC activation)
- OUT8: $1 \times 5 \mathrm{~W}$ bulb (DC activation)
- OUT13: $300 \Omega$ resistor (DC activation
- OUT14: $300 \Omega$ resistor (DC activation)

Cyclic activation

- OUT1 - OUT6: $5.6 \Omega$ resistor placed across those outputs
- 2 activations of Fold/Unfold. (3s ON; 1s OFF; 2x)
- OUT1 and OUT6 configured with the lowest Rdson

Test execution:
Once thermal equilibrium is reached with all DC load active, the "Cyclic Activation" sequence is applied.

Figure 3. Activation profile


Figure 4. Activation profile (first cycle)


Figure 5. LQFP64 package and PCB thermal configuration


Note: Layout condition for Thermal Characterization (board finishing thickness $1.5 \mathrm{~mm}+/-10 \%$, board four layers, board dimension $77 \mathrm{~mm} \times 114 \mathrm{~mm}$, board material FR4, Cu thickness $0,070 \mathrm{~mm}$ for outer layers, 0.0035 mm for inner layers, thermal vias separation 1.2 mm ).

### 3.4 Electrical characteristics

For an efficient and easy tracking, numbering has been added to each electrical parameter.
Device features are split into categories, see Table 6, and each of them is represented by a letter (A, B, C, etc.); all parameters will be completely identified by a letter and a three digit number (e.g. B.125, C.096...) for their whole lifetime.
New inserted parameters will continue with the numbering of the related category, no matter where they are placed.

To facilitate insertion, the last number inserted for each category is also reported in Table 6.
Table 6. Electrical parameters numbering

| Category | Parameters numbering | Last Inserted |
| :---: | :---: | :---: |
| Analog I/O | A.xxx | A.188 |
| Digital I/O | B.xxx | B.034 |
| Voltage Regulators | C.xxx | C.056 |
| Outputs | D.xxx | D.093 |
| Transceivers | E.xxx | E. 092 |
| Others | F.xxx | F. 030 |

Due to these rules and taking into account that deleted parameter numbers will be no more reassigned, numbering inside each category may be not sequential.

### 3.4.1 Supply and supply monitoring

All SPI communication, logic and oscillator parameters are working down to VSREG $=3.5 \mathrm{~V}$ and parameters are as specified in the following chapters (guaranteed by design).

- SPI thresholds
- Oscillator frequency (delay times correctly elapsed)
- Internal register status correctly kept (reset at default values for VSREG<VPOR)
- Reset threshold correctly detected

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}$ sREG $\leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 7. Supply and supply monitoring

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A. 001 | Vsuv | Vs undervoltage threshold | Vs increasing / decreasing | 4.7 |  | 5.4 | V |
| A. 002 | Vhyst_UV | Vs undervoltage hysteresis |  | 0.04 | 0.1 | 0.2 | V |
| A. 003 | Vsov | Vs overvoltage threshold | Vs increasing | 19.5 |  | 22.5 | V |
| A. 004 |  |  | Vs decreasing | 18.5 |  | 22.5 |  |
| A. 005 | Vhyst_ov | Vs overvoltage hysteresis |  | 0.5 | 1 | 1.5 | V |

Table 7. Supply and supply monitoring (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A. 185 | V ${ }_{\text {SOV_DET }}$ | $\mathrm{V}_{\mathrm{S}}$ OverVoltage Detection threshold | $\mathrm{V}_{\mathrm{S}}$ increasing | 22.5 | 24 | 25.5 | V |
| A. 186 |  |  | $V_{S}$ decreasing | 21 | 23 | 25 |  |
| A. 187 | $\mathrm{V}_{\text {hyst_OV_DET }}$ | $\mathrm{V}_{\mathrm{S}}$ OverVoltage Detection hysteresis |  | 0.5 | 1 | 1.5 | V |
| A. 006 | VsREG_UV | VSREG undervoltage threshold | VSREG increasing / decreasing | 4.2 |  | 4.9 | V |
| A. 007 | Vhyst_UV | VSREG undervoltage hysteresis |  | 0.04 | 0.1 | 0.2 | V |
| A. 008 | Vsreg_OV | VSREG overvoltage threshold | Vsreg increasing | 19.5 |  | 22.5 | V |
| A. 009 |  |  | VSREG decreasing | 18.5 |  | 22.5 |  |
| A. 010 | Vhyst_ov | VsREG overvoltage hysteresis |  | 0.5 | 1 | 1.5 | V |
| A. 011 | tovuv_filt | Vs/VsREG over/undervoltage filter time |  |  | 64 |  | $\mu \mathrm{s}$ |
| A. 188 | $\mathrm{t}_{\text {FOV }}$ | $\mathrm{V}_{S}$ OV Detection Filter Time | GENERATOR_MODE_EN = 1 |  | 64 |  | $\mu \mathrm{s}$ |
| A. 012 | IV(act) | Current consumption in Active mode | $\begin{aligned} & \text { Vs = VSREG = } 12 \text { V; } \\ & \text { TxD CAN = high; } \\ & \text { TxD LIN = high; } \\ & \text { V1 = ON; } \\ & \text { V2 = ON; } \end{aligned}$ <br> HS/LS Driver OFF; CP = ON |  | 11 | 15 | mA |
| A. 013 | Iv(BAT) | Current consumption in VBAT_Standby mode ${ }^{(1)}$ | $\mathrm{Vs}=12 \mathrm{~V} \text {; }$ <br> Both voltage regulators deactivated; HS/LS Driver OFF; <br> No CAN communication; CAN automatic voltage biasing enabled | 8 | 21 | 38 | $\mu \mathrm{A}$ |
| A. 014 | IV (BAT) CS | Current consumption in VBAT_Standby mode with cyclic sense enabled ${ }^{(1)}$ | $\mathrm{Vs}=12 \mathrm{~V} \text {; }$ <br> Both voltage regulators deactivated; $\mathrm{T}=50 \mathrm{~ms}, \mathrm{toN}=100 \mu \mathrm{~s}$ | 40 | 100 | 143 | $\mu \mathrm{A}$ |
| A. 015 | Iv(BAT) CW | Current consumption in VBAT_Standby mode with cyclic wake enabled ${ }^{(1)}$ | $\mathrm{Vs}=12 \mathrm{~V}$; Both voltage regulators deactivated during standby phase | 40 | 100 | 143 | $\mu \mathrm{A}$ |
| A. 016 | IV(V1stby) | Current consumption in V1_Standby mode ${ }^{(1)}$ | Vs = 12 V ; Voltage regulator V 1 active; (IV1 = 0); HS/LS Driver OFF | 16 | 56 | 86 | $\mu \mathrm{A}$ |
| A. 017 |  | Current consumption in V1_Standby mode ${ }^{(1)(2)}$ | Vs $=12 \mathrm{~V}$; Voltage regulator V 1 active; (Iv1 = Icmp); HS/LS Driver OFF |  |  | 146 | $\mu \mathrm{A}$ |
| A. 019 | IqCAN | Quiescent current adder for CAN wake up activated | Guaranteed by design |  | 0 |  | $\mu \mathrm{A}$ |

Table 7. Supply and supply monitoring (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| A.020 | IqLIN | Quiescent current adder for <br> LIN wake up activated | Guaranteed by design |  | 0 |  | $\mu \mathrm{~A}$ |
| A.021 | louT15_DIR | Quiescent current adder if <br> OUT15 is configured for <br> Direct Drive; value during <br> output off | Guaranteed by design |  | 0 | 5 | $\mu \mathrm{~A}$ |
| A.022 | Itimer | Quiescent current adder if <br> timer1 and/or timer 2 are <br> active to provide interrupt on <br> NINT upon timer expiration | Guaranteed by design |  | 65 | 110 | $\mu \mathrm{~A}$ |

1. Conditions for specified current consumption:

VLIN > (Vs-1.5 V)
(VCAN_H - VCAN_L) < 0.4 V or (VCAN_H - VCAN_L) $>1.2 \mathrm{~V}$
VWu < 1 V or Vwu > (VSREG - 1.5 V )
2. $\mathrm{Iq}=\mathrm{Iq} 0+0.1 \%$ * $\mathrm{I}_{\text {LOAD }}$; see also Figure 6: Voltage regulator V1 characteristics (quiescent current and accuracy).

### 3.4.2 Oscillator

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 8. Oscillator

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A.023 | fCLK1 $^{(1)}$ | Oscillation frequency OSC1 |  | 1.66 | 2.0 | 2.34 | MHz |
| A.024 | fCLK2 $^{(2)}$ | Oscillation frequency OSC2 |  | 26.8 | 32.0 | 37.2 | MHz |

1. OSC1: charge pump, SPI, output drivers, watchdog.
2. OSC2: ADC, CAN.

### 3.4.3 Power-on reset ( $\mathrm{V}_{\text {SREG }}$ )

All outputs open; $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.
Table 9. Power-on reset (VSREG)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A. 025 | VPOR_R | VPOR threshold rising | Vsreg rising |  | 3.45 | 4.5 | V |
| A. 026 | VPOR_F | $\mathrm{V}_{\mathrm{POR}}$ threshold falling | VsReg falling ${ }^{(1)} \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ to $150{ }^{\circ} \mathrm{C}$ | 2.45 |  | 3.5 | V |
| A. 184 |  |  | Vsreg falling ${ }^{(1)} \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ | 2.1 |  | 3.5 |  |

[^0]
### 3.4.4 Voltage regulator V1

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $4.5 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 4.5 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 10. Voltage regulator V1

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C. 001 | V1 | Output voltage | VSREG $=13.5 \mathrm{~V}$ |  | 5.0 |  | V |
| C. 002 | VsREG_abs min | VsReg absolute minimum value for controlling NRESET output | VSREG rising/falling |  |  | 2 | V |
| C. 004 | V1_hi_acc | Output voltage tolerance High accuracy mode | $\begin{aligned} & \text { ILOAD }=0 \text { to } 100 \mathrm{~mA} ; \\ & \text { VSREG }=13.5 \mathrm{~V} \end{aligned}$ | -2 |  | 2 | \% |
| C. 005 | V1_250mA | Output voltage tolerance ( 100 to 250 mA ) | $\begin{aligned} & \text { ILOAD }=250 \mathrm{~mA} ; \\ & \text { VSREG }=13.5 \mathrm{~V} \end{aligned}$ | -3 |  | 3 | \% |
| C. 006 | VDP1 | Drop-out Voltage | ILoad $=50 \mathrm{~mA}$; Vsreg $=5 \mathrm{~V}$ |  | 0.2 | 0.4 | V |
| C. 007 |  |  | ILoad $=100 \mathrm{~mA}$; VsREG $=5 \mathrm{~V}$ |  | 0.3 | 0.5 | V |
| C. 008 |  |  | ILOAD $=150 \mathrm{~mA}$; VSREG $=5 \mathrm{~V}$ |  | 0.45 | 0.6 | V |
| C. 009 | Icc1 | Output current in Active mode | Max. continuous load current |  |  | 250 | mA |
| C. 010 | IcCmax 1 | Short circuit output current | Current limitation | 340 | 600 | 900 | mA |
| C. 011 | Cload1 | Load capacitor1 | Ceramic (+/- 20\%) | $0.22^{(1)}$ |  | 10 | $\mu \mathrm{F}$ |
| C. 012 | tTSD | V1 deactivation time after thermal shut-down | Tested by scan |  | 1 |  | sec |
| C. 013 | ICMP_ris | Current comp. rising thresh | Rising current | 2 | 4.9 | 7 | mA |
| C. 014 | ICMP_fal | Current comp. falling threshold | Falling current | 1.5 | 4 | 6 | mA |
| C. 015 | ICMP_hys | Current comp. Hysteresis |  |  | 0.9 |  | mA |
| C. 019 | V1fail | V1 fail threshold | V1 forced |  | 2 |  | V |
| C. 020 | tv1fail | V1 fail filter time | Tested by scan |  | 2 |  | $\mu \mathrm{S}$ |
| C. 021 | tV1short | V1 short filter time | Tested by scan |  | 4 |  | ms |
| C. 022 | tV1FS | V1 Fail-Safe Filter Time | Tested by scan |  | 2 |  | ms |
| C. 023 | tV1off | V1 deactivation time after 8 consecutive WD failures | Tested by scan | 150 | 200 | 250 | ms |

1. Nominal capacitor value required for stability of the regulator. Tested with 220 nF ceramic (+/-20\%). Capacitor must be located close to the regulator output pin. A $2.2 \mu \mathrm{~F}$ capacitor is recommended to minimize the DPI stress in the application.

Figure 6. Voltage regulator V1 characteristics (quiescent current and accuracy)


1. The $0.1 \%$ reported in the slope is Typical value.

### 3.4.5 Voltage regulator V2

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $4.5 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 4.5 \mathrm{~V} \leq \mathrm{V}$ sREG $\leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.
In case the V 2 regulator works as a classical voltage regulator (default case), the electrical specifications are reported in Table 11; in case V2 is configured to work as voltage tracker of V1, the electrical specifications are reported in Table 12.

Table 11. Voltage Regulator V2

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C. 024 | V2 | Output voltage | VSREG $=13.5 \mathrm{~V}$ |  | 5.0 |  | V |
| C. 025 | $\mathrm{V}_{2}$ _1mA | Output voltage tolerance ( 0 to 1 mA ) | ILOAD $=1 \mathrm{~mA}$; VSREG $=13.5 \mathrm{~V}$ | -6.5 |  | 6.5 | \% |
| C. 026 | $\mathrm{V}_{2 \_25 \mathrm{~mA}}$ | Output voltage <br> tolerance ( 1 to 25 mA ) | ILOAD $=25 \mathrm{~mA}$; VSREG $=13.5 \mathrm{~V}$ | -3 |  | 3 | \% |
| C. 027 | $\mathrm{V}_{2 \_50 \mathrm{~mA}}$ | Output voltage tolerance ( 25 to 50 mA) | ILOAD $=50 \mathrm{~mA}$; VSREG $=13.5 \mathrm{~V}$ | -4 |  | 4 | \% |
| C. 028 | $\mathrm{V}_{2}$ _100mA | Output voltage tolerance (50 to 100 mA ) | ILOAD $=100 \mathrm{~mA}$; VSREG $=13.5 \mathrm{~V}$ | -4 |  | 4 | \% |
| C. 029 | $\mathrm{V}_{\mathrm{DP} 2}$ | Drop-out voltage | ILOAD $=25 \mathrm{~mA}$; VSREG $=5.25 \mathrm{~V}$ |  | 0.3 | 0.4 | V |
| C. 030 |  |  | ILOAD $=50 \mathrm{~mA}$; VSREG $=5.25 \mathrm{~V}$ |  | 0.4 | 0.8 | V |
| C. 031 |  |  | ILOAD $=100 \mathrm{~mA}$; VSREG $=13.5 \mathrm{~V}$ |  | 1 | 1.6 | V |
| C. 032 | Icc2 | Output current in Active mode | Max. continuous load current |  |  | 100 | mA |
| C. 033 | ICCmax2 | Short circuit output current | Current limitation | 100 | 150 | 250 | mA |

Table 11. Voltage Regulator V2 (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| C. 034 | Cload | Load capacitor | Ceramic (+/- 20\%) | $0.22^{(1)}$ |  | 10 | $\mu \mathrm{~F}$ |
| C. 035 | V2fail | V2 fail threshold | V2 forced |  | 2 |  | V |
| C. 036 | tV2fail | V2 fail filter time | Tested by scan |  | 2 |  | $\mu \mathrm{~s}$ |
| C. 037 | tV2short | V2 short filter time | Tested by scan |  | 4 |  | ms |

1. Nominal capacitor value required for stability of the regulator. Tested with 220 nF ceramic (+/-20\%). Capacitor must be located close to the regulator output pin. A $2.2 \mu \mathrm{~F}$ capacitor is recommended to minimize the DPI stress in the application.

Table 12. Voltage Tracker V2

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C. 038 | $\Delta \mathrm{Vo}$ | Output voltage tracking accuracy | $\begin{aligned} & \mathrm{I}_{\mathrm{cc} 2 \text { _trk }}=100 \mu \mathrm{~A} \text { to } 50 \mathrm{~mA}, \mathrm{I}_{\mathrm{cc} 1}=30 \mathrm{~mA}, \\ & \mathrm{~V}_{\text {sreg }}=6.5 \mathrm{~V} \text { to } 21 \mathrm{~V} \\ & \hline \end{aligned}$ | -15 |  | 15 | mV |
| C. 056 |  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{cc} 2 \_ \text {trk }}=100 \mu \mathrm{~A} \text { to } 50 \mathrm{~mA}, \mathrm{I}_{\mathrm{cc} 1}=30 \mathrm{~mA}, \\ & \mathrm{~V}_{\text {sreg }}=21 \mathrm{~V} \text { to } 28 \mathrm{~V} \end{aligned}$ | -20 |  | 20 | mV |
| C. 039 | $V_{\text {DP2 }}$ | Tracker Drop-out voltage | $\mathrm{Icc2}_{\text {_rk }}=25 \mathrm{~mA} ; \mathrm{VSREG}=5.25 \mathrm{~V}$ |  | 0.3 | 0.4 | V |
| C. 040 | $\mathrm{I}_{\text {CC2_trk }}$ | Tracker Output current in Active mode | Max. continuous load current |  |  | 100 | mA |
| C. 041 | ICCmax2_trk | Tracker Output Current Limitation |  | 100 | 150 | 250 | mA |
| C. 042 | $\mathrm{C}_{\text {load_trk }}$ | Tracker Load capacitor | Ceramic (+/- 20\%) | $\begin{gathered} 0.22 \\ (1) \end{gathered}$ |  | 10 | $\mu \mathrm{F}$ |
| C. 043 | $\mathrm{V} 2_{\text {fail_trk }}$ | V2 Tracker Short Circuit voltage to switch V2 off and set SPI bit (V2FAIL) |  |  | 2 | 3 | V |
| C. 044 | $\mathrm{t}_{\text {V2short_trk }}$ | V2 tracker short filter time | Tested by scan |  | 4 |  | ms |

1. Nominal capacitor value required for stability of the regulator. Tested with 220 nF ceramic (+/-20\%). Capacitor must be located close to the regulator output pin. A $2.2 \mu \mathrm{~F}$ capacitor is recommended to minimize the DPI stress in the application.

### 3.4.6 Reset output

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $4 \mathrm{~V} \leq \mathrm{V}_{\text {SREG }} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 13. Reset output

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| C.045 | VRT1falling | Reset threshold voltage1 | VV1 decreasing | 3.25 | 3.5 | 3.7 | V |
| C.046 | VRT2falling | Reset threshold voltage2 | VV1 decreasing | 3.55 | 3.8 | 4 | V |
| C. 047 | VRT3falling | Reset threshold voltage3 | VV1 decreasing | 3.75 | 4.0 | 4.2 | V |
| C.048 | VRT4falling | Reset threshold voltage4 | VV1 decreasing | 4.1 | 4.3 | 4.5 | V |
| C. 049 | VRTrising | Reset threshold voltage4 | VV1 increasing | 4.67 | 4.8 | 4.87 | V |

Table 13. Reset output (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| C. 050 | VRESET | Reset Pin low output voltage | V1 > 1 V; IRESET = 5 mA |  | 0.2 | 0.4 | V |
| C. 051 | RRESET | Reset pull up int. resistor |  | 10 | 20 | 30 | $\mathrm{k} \Omega$ |
| C. 052 | tRR | Reset reaction time | ILOAD $=1 \mathrm{~mA}$, Tested by <br> scan | 6 |  | 40 | $\mu \mathrm{~s}$ |
| C. 053 | tuV1 | V1 undervoltage filter time | Tested by scan |  | 16 |  | $\mu \mathrm{~s}$ |
| C. 054 | tV1R | Reset pulse duration (V1 <br> undervoltage and V1 power <br> on reset) | Tested by scan | 1.5 | 2.0 | 2.5 | ms |
| C. 055 | twDR | Reset pulse duration <br> (watchdog failure) | Tested by scan | 3 | 4 | 5 | ms |

### 3.4.7 Watchdog timing

4.5 $\mathrm{V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 14. Watchdog timing

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| A.027 | tLw | Long open window | Tested by scan | 160 | 200 | 240 | ms |
| A.028 | TeFW1 | Early Failure Window 1 | Tested by scan |  |  | 4.5 | ms |
| A.029 | TLFW1 | Late Failure Window 1 | Tested by scan | 20 |  |  | ms |
| A.030 | Tsw1 | Safe Window 1 | Tested by scan | 7.5 |  | 12 | ms |
| A.031 | TeFW2 | Early Failure Window 2 | Tested by scan |  |  | 22.3 | ms |
| A.032 | TLFW2 | Late Failure Window 2 | Tested by scan | 100 |  |  | ms |
| A.033 | Tsw2 | Safe Window 2 | Tested by scan | 37.5 |  | 60 | ms |
| A.034 | TEFW3 | Early Failure Window 3 | Tested by scan |  |  | 45 | ms |
| A.035 | TLFW3 | Late Failure Window 3 | Tested by scan | 200 |  |  | ms |
| A.036 | Tsw3 | Safe Window 3 | Tested by scan | 75 |  | 120 | ms |
| A.037 | TEFW4 | Early Failure Window 4 | Tested by scan |  |  | 90 | ms |
| A.038 | TLFW4 | Late Failure Window 4 | Tested by scan | 400 |  |  | ms |
| A.039 | Tsw4 | Safe Window 4 | Tested by scan | 150 |  | 240 | ms |

Figure 7. Watchdog timing


Figure 8. Watchdog early, late and safe windows


### 3.4.8 Current monitor output (CM)

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V} ; \mathrm{Tj}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 15. Current monitor output (CM)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A. 040 | Vсм | Functional voltage range |  | 0 |  | V1-1V | V |
| A. 041 | Icmr | Current monitor output ratio: ICM/IOUT1,6 and 7(low RoN) | $0 \mathrm{~V} \leq \mathrm{VCM} \leq\left(\mathrm{V}_{1}-1 \mathrm{~V}\right)$ |  | 1/10000 |  |  |
| A. 042 |  | Current monitor output ratio: ICM/IOUT1,6 (high $\mathrm{R}_{\mathrm{ON}}$ ) |  |  | 1/5000 |  |  |
| A. 043 |  | Current monitor output ratio: ICM/IOUT8 (low $\mathrm{R}_{\mathrm{ON}}$ ) |  |  | 1/6500 |  |  |
| A. 044 |  | Current monitor output ratio: ICM/IOUT 2,3 and ICM/IOUT7,8 (high Ron) |  |  | 1/2000 |  |  |
| A. 045 |  | Current monitor output ratio: <br> ICM/IOUT9,10,13,14,15 |  |  | 1/1000 |  |  |

Table 15. Current monitor output (CM) (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A. 046 | ICM acc_2ol | Current monitor accuracy acclcmout 1,6 and 7 (low $\mathrm{R}_{\mathrm{ON}}$ ) | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{VCM} \leq(\mathrm{V} 1-1 \mathrm{~V}) ; \\ & \text { loutmin }{ }^{(1)}=2 \text { * loLD1,6,7; } \\ & \text { lout1,6max }=7.4 \mathrm{~A} ; \\ & \text { lout } 7 \max =1.4 \mathrm{~A} \end{aligned}$ | $\begin{gathered} -8 \%-2 \% \\ F S S^{(2)} \end{gathered}$ |  | $\begin{gathered} 8 \%+ \\ 2 \% \\ \text { FS }^{(2)} \end{gathered}$ |  |
| A. 047 |  | Current monitor accuracy acclcmout 8 (low on-resistance) | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{VCM} \leq\left(\mathrm{V}_{1}-1 \mathrm{~V}\right) ; \\ & \text { louTmin }{ }^{(1)}=2 \text { * loLD8; } \\ & \text { lout8max }=0.6 \mathrm{~A} \end{aligned}$ |  |  |  |  |
| A. 048 |  | Current monitor accuracy acclсмоит 1,6 (high $\mathrm{R}_{\mathrm{ON}}$ ) | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{VCM} \leq(\mathrm{V} 1-1 \mathrm{~V}) ; \\ & \text { loutmin }{ }^{(1)=2} \text { * lolD1,6; } \\ & \text { lout } 1,6 \max =2.9 \mathrm{~A} ; \end{aligned}$ |  |  |  |  |
| A. 049 |  | Current monitor accuracy acclcmout2, 3, 9, 13,14,15 and out7,8 (high R $\mathrm{R}_{\mathrm{ON}}$ ) | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{VCM} \leq(\mathrm{V} 1-1 \mathrm{~V}) ; \\ & \text { lout.min }{ }^{(1)}=2^{*} \mathrm{I} \text { OLD } 2,3,9,13, \\ & 14,15 ; \\ & \text { lout } 2,3 \max =0.4 \mathrm{~A} ; \\ & \text { lout9,13,14max }=0.3 \mathrm{~A} ; \\ & \text { lout15 = } 0.2 \mathrm{~A} ; \\ & \text { lout7, } \mathrm{max}=0.3 \mathrm{~A} \end{aligned}$ |  |  |  |  |
| A. 050 |  | Current monitor accuracy acclcmout10 | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{VCM} \leq\left(\mathrm{V}_{1}-1 \mathrm{~V}\right) ; \\ & \text { lout.min }{ }^{(1)}=2 \text { * loLD10; } \\ & \text { lout10max }=0.4 \mathrm{~A} \end{aligned}$ |  |  |  |  |
| A. 051 | tcmb | Current monitor blanking time | Tested by scan |  | 32 |  | $\mu \mathrm{s}$ |

1. IOUTmin $=2$ * IOLDmax for OUT9, 10, 13, 14 and 15 in low current mode. IOUTmin $=2$ * IOLDtyp for the other cases.
2. FS (full scale) $=$ IOUTmax *ICMr.

### 3.4.9 Charge pump

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 16. Charge pump electrical characteristics

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A. 052 | VCP | Charge pump output voltage | $\mathrm{Vs}=6 \mathrm{~V}$, ICP $=-15 \mathrm{~mA}$ | Vs+6 | Vs+7 |  | V |
| A. 053 |  |  | V s $\geq 10 \mathrm{~V}$, ICP $=-15 \mathrm{~mA}$ | Vs+11 | Vs+12 | Vs+13.5 | V |
| A. 054 | IcP | Charge pump output current ${ }^{(1)}$ | $\begin{aligned} & \mathrm{VCP}=\mathrm{VS}+10 \mathrm{~V} ; \\ & \mathrm{VS}=13.5 \mathrm{~V} ; \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{C} C P=100 \mathrm{nF} \end{aligned}$ | 22.5 |  |  | mA |
| A. 055 | IcPlim | Charge pump output current limitation ${ }^{(2)}$ | $\begin{aligned} & \mathrm{VCP}=\mathrm{Vs} ; \mathrm{VS}=13.5 \mathrm{~V} ; \\ & \mathrm{C}_{1}=\mathrm{C}_{2}=\mathrm{CCP}=100 \mathrm{nF} \end{aligned}$ |  |  | 70 | mA |
| A. 056 | VcP_low | Charge pump low threshold voltage |  | Vs+4.5 | Vs+5 | Vs+5.5 | V |

Table 16. Charge pump electrical characteristics (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| A. 057 | TCP | Charge pump low filter time | Tested by scan |  | 64 |  | $\mu \mathrm{~s}$ |
| A. 058 | fCP | Charge Pump frequency | Tested by scan |  | 400 |  | kHz |

1. ICP is the minimum current the device can provide to an external circuit without VCP going below $\mathrm{Vs}+10 \mathrm{~V}$.
2. IcPlim is the maximum current, which flows out of the device in case of a short to Vs.

### 3.4.10 Outputs OUT1 - OUT15, ECV, ECDR

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V}$, all outputs open; $\mathrm{T}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 17. Outputs OUT1 - OUT15, ECV and ECDR

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D. 001 | ron out1,6 (Iow rdson) | On-resistance to supply or GND | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \text { IouT1,6 }= \pm 3 \mathrm{~A} \end{aligned}$ |  | 150 |  | $\mathrm{m} \Omega$ |
| D. 002 |  |  | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} \\ & \text { lout } 1,6= \pm 1.5 \mathrm{~A} \text { and } \pm 3 \mathrm{~A}^{(1)} \end{aligned}$ |  |  | 300 | $m \Omega$ |
| D. 003 | ron OUT1,6 (high rdson) | On-resistance to supply or GND | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \text { IouT1,6 }= \pm 1.5 \mathrm{~A} \end{aligned}$ |  | 300 |  | $\mathrm{m} \Omega$ |
| D. 004 |  |  | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} \\ & \text { IouT1,6 }= \pm 1.5 \mathrm{~A} \end{aligned}$ |  |  | 600 | $\mathrm{m} \Omega$ |
| D. 005 | ron OUT2,3 | On-resistance to supply or GND | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \text { louT2,3 }= \pm 0.25 \mathrm{~A} \end{aligned}$ |  | 2000 |  | $\mathrm{m} \Omega$ |
| D. 006 |  |  | $\begin{aligned} & \mathrm{Vs}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \text { louT2,3 }= \pm 0.25 \mathrm{~A} \end{aligned}$ |  |  | 4000 | $\mathrm{m} \Omega$ |
| D. 007 | ron OUT7 | On-resistance to supply in low resistance mode | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \text { lout7 }=-0.8 \mathrm{~A} \end{aligned}$ |  | 500 |  | $\mathrm{m} \Omega$ |
| D. 008 |  |  | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \text { lout7 }=-0.8 \mathrm{~A} \end{aligned}$ |  |  | 1000 | $\mathrm{m} \Omega$ |
| D. 009 |  | On-resistance to supply in high resistance mode | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \text { lout7 }=-0.2 \mathrm{~A} \end{aligned}$ |  | 1600 |  | $\mathrm{m} \Omega$ |
| D. 010 |  |  | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \text { Iout7 }=-0.2 \mathrm{~A} \end{aligned}$ |  |  | 3200 | $m \Omega$ |
| D. 011 | ron Out8 | On-resistance to supply in low resistance mode | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \text { louT8 }=-0.4 \mathrm{~A} \end{aligned}$ |  | 800 |  | $\mathrm{m} \Omega$ |
| D. 012 |  |  | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \text { louT8 }=-0.4 \mathrm{~A} \end{aligned}$ |  |  | 1600 | $\mathrm{m} \Omega$ |
| D. 013 |  | On-resistance to supply in high resistance mode | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \text { lout8 }=-0.2 \mathrm{~A} \end{aligned}$ |  | 1600 |  | $\mathrm{m} \Omega$ |
| D. 014 |  |  | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \text { lout8 }=-0.2 \mathrm{~A} \end{aligned}$ |  |  | 3200 | $\mathrm{m} \Omega$ |

Table 17. Outputs OUT1 - OUT15, ECV and ECDR (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D. 015 | $\begin{gathered} r_{\text {ON }} \\ \text { OUT9,10,1 } \\ 3,14 \end{gathered}$ | On-resistance to supply | $\begin{aligned} & \mathrm{Vs}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \text { louts, } 10,13,14=-75 \mathrm{~mA} \end{aligned}$ |  | 2000 |  | $m \Omega$ |
| D. 016 |  |  | $\begin{aligned} & \text { Vs = 13.5 V; } \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \text { lout9,10,13,14 }=-75 \mathrm{~mA} \end{aligned}$ |  |  | 4000 | $m \Omega$ |
| D. 017 | ron OUT15 | On-resistance to supply | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \text { louT15 }=-75 \mathrm{~mA} \end{aligned}$ |  | 5 |  | $\Omega$ |
| D. 018 |  |  | $\begin{aligned} & \mathrm{Vs}=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \text { lout15 }=-75 \mathrm{~mA} \end{aligned}$ |  |  | 10 | $\Omega$ |
| D. 019 | ron ECV | On-resistance to GND | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} ; \\ & \text { louTECV,ECFD }=+0.4 \mathrm{~A} \end{aligned}$ |  | 1600 | 2200 | $\mathrm{m} \Omega$ |
| D. 020 |  |  | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} ; \\ & \text { louTECV,ECFD }=+0.4 \mathrm{~A} \end{aligned}$ |  | 2500 | 3400 | $\mathrm{m} \Omega$ |
| D. 021 | IQLH | Switched-off output current high-side drivers of OUT7- 8-9-10-13-14-15 | Vout $=0 \mathrm{~V}$; standby mode | -5 |  |  | $\mu \mathrm{A}$ |
| D. 022 |  |  | Vout $=0 \mathrm{~V}$; active mode | -10 |  |  | $\mu \mathrm{A}$ |
| D. 023 | IQLH | Switched-off output current high-side drivers of OUT1-2-36 | Vout $=0 \mathrm{~V}$; standby mode | -5 |  |  | $\mu \mathrm{A}$ |
| D. 024 |  |  | Vout $=0 \mathrm{~V}$; active mode | -100 |  |  | $\mu \mathrm{A}$ |
| D. 025 | IQLL | Switched-off output current low-side drivers of OUT1-2-3-6 | Vout $=$ Vs; standby mode |  |  | 165 | $\mu \mathrm{A}$ |
| D. 026 |  |  | Vout $=$ Vs -0.5 V ; active mode | -100 |  |  | $\mu \mathrm{A}$ |
| D. 027 |  | Switched-off output current low-side driver of ECV | Vout $=$ Vs -2.5 V with ECDR = Vs; standby mode | -15 |  | 15 | $\mu \mathrm{A}$ |
| D. 028 |  |  | Vout = Vs - 2.5 V with <br> ECDR = Vs; active mode | -10 |  |  | $\mu \mathrm{A}$ |

1. Guaranteed by design.

### 3.4.11 Power outputs switching times

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 18. Power outputs switching times

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D. 029 | td ONH | Output delay time high-side driver on (OUT $1,2,3,6$ ) | $\mathrm{Vs}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V} ;$ <br> corresponding low-side driver is not active ${ }^{(1)(2)(3)}$ (from CSN $50 \%$ to OUT 50\% see Figure 16: SPI CSN - output timing) | 15 | 40 | 80 | $\mu \mathrm{s}$ |
| D. 030 |  | Output delay time high-side driver on (OUT7,8) |  | 20 | 40 | 90 | $\mu \mathrm{s}$ |

Table 18. Power outputs switching times (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D. 031 | td OFF H | Output delay time high-side driver off ( $\mathrm{OUT}_{1,6}$ ) | $\mathrm{Vs}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V}$ ${ }^{(1)(3)}$ (from CSN $50 \%$ to <br> OUT 50\%) see Figure 16: SPI CSN - output timing | 20 | 150 | 300 | $\mu \mathrm{s}$ |
| D. 032 |  | Output delay time high-side driver off (OUT $2,3,7,8$ ) |  | 10 | 70 | 130 | $\mu \mathrm{s}$ |
| D. 033 | td ONH | Output delay time high-side driver on (OUT9, OUT10, OUT13, OUT14, OUT15) | Vs/VsREG $=13.5 \mathrm{~V}$; $\mathrm{V}_{1}=5 \mathrm{~V}$; (from CSN 80\% to OUT 80\%) |  |  | 30 | $\mu \mathrm{s}$ |
| D. 034 | td OFF H | Output switch off delay time high- side driver on (OUT9, OUT10, OUT13, OUT14, OUT15) | Vs/VSREG $=13.5 \mathrm{~V}$; <br> $\mathrm{V}_{1}=5 \mathrm{~V}$; (from CSN 80\% to OUT 20\%) |  |  | 35 | $\mu \mathrm{s}$ |
| D. 035 | td ON L | Output delay time low-side driver (OUT1-2-3-6, ECV) on | $\mathrm{Vs}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V} ;$ <br> corresponding high-side driver is not active ${ }^{(1)(3)}$ (from CSN 50\% to OUT 50\%) see Figure 16: SPI CSN output timing | 15 | 30 | 70 | $\mu \mathrm{s}$ |
| D. 036 | td OFF L | Output delay time low-side driver (OUT1-2-3-6) off | $\mathrm{V}_{\mathrm{s}}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V}$ <br> ${ }^{(1)(3)}$ (from CSN $50 \%$ to <br> OUT 50\%) see Figure 16: SPI CSN - output timing | 40 | 150 | 300 | $\mu \mathrm{s}$ |
| D. 037 |  | Output delay time low-side driver (ECV) off | $\mathrm{Vs}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V}$ <br> ${ }^{(1)(2)(3)}$ (from CSN 50\% to <br> OUT 50\%) see Figure 16: SPI <br> CSN - output timing | 15 | 45 | 110 | $\mu \mathrm{s}$ |
| D. 038 | td HL | Cross current protection time (OUT1-2-3-6) | tcc ONLS_OFFHS - td OFF L ${ }^{(4)}$ | 50 | 200 | 480 | $\mu \mathrm{s}$ |
| D. 039 | td LH |  | tcc ONHS_OFFLS - td OFF L ${ }^{(4)}$ |  |  |  |  |
| D. 040 | dVout/dt | Slew rate of OUT1-OUT8, ECV | $\mathrm{Vs}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V}^{(1)(2)(3)}$ | 0.1 | 0.2 | 0.6 | V/us |
| D. 041 | dVmax/dt | Maximum external applied slew rate on OUT1-2-3-6 without switching on the LS and HS (only in Active mode) | Guaranteed by design | 20 |  |  | V/ $/ \mathrm{s}$ |
| D. 042 | dVout/dt | Slew rate of OUT9, OUT10, OUT13, OUT14-OUT15 | $\begin{aligned} & \mathrm{V} / \mathrm{VSREG}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V} \\ & (1)(3) \end{aligned}$ | 1 | 2 | 3 | V/ $/ \mathrm{s}$ |
| D. 043 | fPWmx(00) | PWM switching frequency | Vs/VSREG = $13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V}$ <br> Tested by scan |  | 100 |  | Hz |
| D. 044 | fPWMx(01) | PWM switching frequency | $\begin{aligned} & \text { Vs/VSREG }=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V} \\ & \text { Tested by scan } \end{aligned}$ |  | 200 |  | Hz |
| D. 045 | fPWMx(10) | PWM switching frequency | Vs/VsReg $=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V}$ Tested by scan |  | 330 |  | Hz |
| D. 046 | fPWMx(11) | PWM switching frequency | $\mathrm{V}_{\mathrm{s}} / \mathrm{V}$ SREG $=13.5 \mathrm{~V}$; $\mathrm{V}_{1}=5 \mathrm{~V}$ Tested by scan |  | 500 |  | Hz |

1. RLOAD $=16 \Omega$ at OUT1,6 in high on-resistance mode and OUT 7,8 in low on-resistance mode.
2. Rload $=4 \Omega$ at OUT4,5 1,6 in low on-resistance mode.
3. Rload $=128 \Omega$ at OUT ${ }_{2}, 3,4,9,10,13,14,15$, ECV and OUT 7,8 in high on-resistance mode.
4. tcc is the switch-on delay time if complement in half bridge has to switch off.

### 3.4.12 Current Monitoring

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 19. Current monitoring

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D. 047 | IIsc_out2\|, |lsc_out3| | Short-circuit threshold HS \& LS | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~V} 1=5 \mathrm{~V}$, sink <br> Full $\mathrm{V}_{\mathrm{S}}$ ranges guaranteed by design | 1.05 |  | 1.8 | A |
| D. 048 | Ilsc_out11, \|lsc_out6| | Short-circuit threshold HS \& LS in low on resistance mode | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~V} 1=5 \mathrm{~V} \text {, sink }$ <br> Full $\mathrm{V}_{\mathrm{S}}$ ranges guaranteed by design | 11 |  | 17 | A |
| D. 049 |  | Short-circuit threshold HS \& LS in high on resistance mode |  | 5.5 |  | 9 | A |
| D. 050 | \|loc2|, <br> \|loc3| | Over-current threshold HS \& LS | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~V} 1=5 \mathrm{~V}$, sink <br> Full $\mathrm{V}_{\mathrm{S}}$ ranges guaranteed by design | 0.5 |  | 1 | A |
| D. 051 | Ilocil, \|loc6l |  <br> LS in low on resistance mode | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~V} 1=5 \mathrm{~V},$ <br> sink and source; $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ to $130^{\circ} \mathrm{C}$ | 7.5 |  | 11 | A |
| D. 052 |  | Over - current threshold HS \& LS in high on resistance mode | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~V} 1=5 \mathrm{~V}$, sink <br> Full $\mathrm{V}_{\mathrm{S}}$ ranges guaranteed by design | 3 |  | 5 | A |

Table 19. Current monitoring (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D. 053 | \|loc7| | Overcurrent threshold HS in low on- resistance mode | Vs/VSREG $=13.5 \mathrm{~V}$; $\mathrm{V} 1=5 \mathrm{~V}$; source | 1.5 |  | 2.5 | A |
| D. 054 |  | Overcurrent threshold HS in high on-resistance mode |  | 0.35 |  | 0.65 | A |
| D. 055 | \|loc8| | Overcurrent threshold HS in low on- resistance mode |  | 0.7 |  | 1.3 | A |
| D. 056 |  | Overcurrent threshold HS in high on-resistance mode |  | 0.35 |  | 0.65 | A |
| D. 057 | \|loca|, |loc13|, |loc14| | Overcurrent threshold HS in high current mode |  | 0.35 |  | 0.7 | A |
| D. 058 |  | Overcurrent threshold to HS in low current mode |  | 0.15 |  | 0.3 | A |
| D. 059 | \|loc10| | Overcurrent threshold HS in high current mode |  | 0.5 |  | 1 | A |
| D. 060 |  | Overcurrent threshold HS in low current mode |  | 0.25 |  | 0.5 | A |
| D. 061 | \|loc15| | Overcurrent threshold HS in high current mode |  | 0.25 |  | 0.5 | A |
| D. 062 |  | Overcurrent threshold HS in low current mode |  | 0.15 |  | 0.3 | A |
| D. 063 | \|locect| | output current threshold LS | $\mathrm{V}_{\mathrm{s}}=13.5 \mathrm{~V} ; \mathrm{V}_{1}=5 \mathrm{~V}$; sink | 0.5 |  | 1.0 | A |
| D. 064 | \| ${ }^{\text {ССмм }}$ \| | 1 ссм9 | Constant Current value for OUT8 and OUT9 | $\begin{aligned} & \text { Vs = } 13.5 \mathrm{~V} ; \mathrm{V}_{\text {OUTx }}>3.0 \mathrm{~V} ; \\ & \text { OUTx_CCM_EN }=1(x=8,9) \end{aligned}$ | 100 | 175 | 250 | mA |
| D. 093 | \| ${ }_{\text {ccm7 }}$ \| | Constant Current value for OUT7 | $\begin{aligned} & \text { Vs }=13.5 \mathrm{~V} ; \mathrm{V}_{\text {OUTT }}>3.0 \mathrm{~V} ; \\ & \text { OUT7_CCM_EN }=1^{(1)} \end{aligned}$ | 80 | 175 | 250 | mA |
| D. 065 | $\mathrm{t}_{\text {CCM }}$ (imeout | Constant Current Mode expiration time | OUTx_CCM_EN = 1 ( $x=7,8$, <br> 9) ${ }^{(2)(\overline{3})}$ |  | 10 |  | ms |
| D. 066 | $\mathrm{t}_{\text {FSC }}$ | Filter time of short-circuit signal in all drivers | (2) | 1 | 2 | 3 | $\mu \mathrm{s}$ |
| D. 067 | $t_{\text {BLK }}$ | Blanking time of over-current signal in Half Bridges and in High Sides | Guaranteed by design |  | 40 |  | $\mu \mathrm{s}$ |
| D. 068 | $\mathrm{t}_{\text {OCRO0 }}$ | Over Current Filter Time for Half Bridges and High Side Drivers 7, 8 and 15 | OUTxx_OCR_TON = $00{ }^{(2)(3)}$ |  | 88 |  | $\mu \mathrm{s}$ |
| D. 069 | tocr01 |  | OUTxx_OCR_TON $=01^{(2)(3)}$ |  | 80 |  | $\mu \mathrm{s}$ |
| D. 070 | $\mathrm{t}_{\text {OCR10 }}$ |  | OUTxx_OCR_TON = $10^{(2)(3)}$ |  | 72 |  | $\mu \mathrm{s}$ |
| D. 071 | $\mathrm{t}_{\text {OCR11 }}$ |  | OUTxx_OCR_TON = 11 ${ }^{(2)(3)}$ |  | 64 |  | $\mu \mathrm{s}$ |
| D. 072 | $\mathrm{f}_{\mathrm{rec} 00}$ | Recovery frequency for OC configurable in CR8 | OUTxx_OCR_FREQ $=00^{(2)(3)}$ |  | 1.7 |  | kHz |
| D. 073 | $\mathrm{f}_{\text {rec01 }}$ |  | $\underset{(2)(3)}{\mathrm{OUT} x \text { _OCR_FREQ }=01}$ |  | 2.2 |  | kHz |
| D. 074 | $\mathrm{f}_{\text {rec10 }}$ |  | OUTxx_OCR_FREQ $=10^{(2)(3)}$ |  | 3 |  | kHz |
| D. 075 | frec 11 |  | OUTxx_OCR_FREQ $=11^{(2)(3)}$ |  | 4.4 |  | kHz |

Table 19. Current monitoring (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D. 076 | tAR_HB | Auto recovery time limit for Half Bridges (OUT1, OUT2, OUT3, OUT6) | Tested by scan |  | 100 |  |  |
| D. 077 | tAR_HS | Auto recovery time limit for High Sides (OUT7, OUT8, OUT15) | Tested by scan |  | 120 |  |  |
| D. 078 | \|loldz|, |lold3| | Under-current threshold HS \& LS | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~V} 1=5 \mathrm{~V},$ <br> sink and source | 6 | 20 | 30 | mA |
| D. 079 | \|loldil, |loLD6| | Under-current threshold HS \& LS in low on-resistance mode | $\mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V}, \mathrm{~V} 1=5 \mathrm{~V}$ <br> sink and source | 40 | 150 | 300 | mA |
| D. 080 |  | Under-current threshold HS \& LS in high on-resistance mode |  | 6 | 30 | 90 | mA |
| D. 081 | \|lold7| | Under-current threshold HS in low on-resistance mode | Vs/VsREG $=13.5 \mathrm{~V}$; <br> $\mathrm{V} 1=5 \mathrm{~V}$; source | 15 | 40 | 60 | mA |
| D. 082 |  | Under-current threshold HS in high on-resistance mode |  | 5 | 10 | 15 |  |
| D. 083 | \|loLD8| | Under-current threshold HS in low on-resistance mode |  | 10 | 30 | 45 |  |
| D. 084 |  | Under-current threshold HS in high on-resistance mode |  | 5 | 10 | 15 |  |
| D. 085 | \|loldg|, |loLD13|, |loLD14| | Under-current threshold HS in high current mode |  | 6 |  | 12 | mA |
| D. 086 |  | Under-current threshold HS in low current mode |  | 0.25 |  | 4 |  |
| D. 087 | \|lold10| | Under -current threshold HS in high current mode |  | 10 |  | 30 | mA |
| D. 088 |  | Under -current threshold HS in low current mode |  | 0.8 |  | 4 |  |
| D. 089 | \|lold15| | Under -current threshold HS in high current mode |  | 6 |  | 12 | mA |
| D. 090 |  | Under -current threshold HS in low current mode |  | 0.5 |  | 4 |  |
| D. 091 | \|Ioldecv| | Under-current threshold LS | $\mathrm{Vs}=13.5 \mathrm{~V}$; $\mathrm{V}_{1}=5 \mathrm{~V}$; sink | 6 | 20 | 30 | mA |
| D. 092 | toL_out | Filter time of open-load signal | Duration of open-load condition to set the status bit (2) | 150 | 200 | 250 | $\mu \mathrm{s}$ |

1. OUT7 in high on-resistance mode.
2. Tested by scan.
3. Where $x x=H B, 7,8,15$.

### 3.4.13 Heater

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 20. Heater

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A. 059 | IGHheater | Average charge-current (charge stage) | $\mathrm{T} \mathrm{j}=25^{\circ} \mathrm{C}$ |  | 0.3 |  | A |
| A. 060 | $\mathrm{R}_{\text {GLheater }}$ | On-resistance (dischargestage) | $\begin{aligned} & \text { VsLx }=0 \mathrm{~V} ; \text { IGHx }=50 \\ & \mathrm{~mA} ; \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ | 4 | 8 | 10 | $\Omega$ |
| A. 061 |  |  | $\begin{aligned} & \text { VSLx }=0 \mathrm{~V} ; \text { IGHx }=50 \\ & \mathrm{~mA} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} \end{aligned}$ |  | 11 | 14 | $\Omega$ |
| A. 062 | $\mathrm{V}_{\text {GHheater }}$ | Gate-on voltage | $\begin{aligned} & \mathrm{Vs}=\mathrm{SH}=6 \mathrm{~V} ; \\ & \mathrm{ICP}=15 \mathrm{~mA} \end{aligned}$ | VsHheater + $6$ |  |  | V |
| A. 063 |  |  | $\begin{aligned} & \mathrm{Vs}=\mathrm{SH}=12 \mathrm{~V} ; \\ & \mathrm{ICP}=15 \mathrm{~mA} \end{aligned}$ | $\begin{array}{\|c} \hline \text { VsHheater + } \\ 8 \end{array}$ | VsHeater $+10$ | VsHeater <br> + 11.5 | V |
| A. 064 | $\mathrm{R}_{\text {GSHeater }}$ | Passive gate-clamp resistance |  |  | 15 |  | k $\Omega$ |
| A. 065 | $\mathrm{T}_{\mathrm{G}(\mathrm{HL}) \times \mathrm{HL}}$ | Propagation delay time high to low (switch mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SHx}}=0 ; \\ & \mathrm{R}_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 1.5 |  | $\mu \mathrm{s}$ |
| A. 066 | $\mathrm{T}_{\mathrm{G}(\mathrm{HL}) \mathrm{xLH}}$ | Propagation delay time low to high (switch mode) | $\begin{aligned} & V_{S}=13.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SLx}}=0 ; \\ & R_{\mathrm{G}}=0 \Omega ; \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 1.5 |  | $\mu \mathrm{s}$ |
| A. 067 | $\mathrm{tO}_{\text {GHheaterr }}$ | Rise time (switch mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{\text {Sheater }}=0 ; \mathrm{R}_{\mathrm{G}}=0 \Omega ; \\ & \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 45 |  | ns |
| A. 068 | $\mathrm{tO}_{\text {GHheaterf }}$ | Fall time (switch mode) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=13.5 \mathrm{~V} ; \\ & \mathrm{V}_{\text {Sheater }}=0 ; \mathrm{R}_{\mathrm{G}}=0 \Omega ; \\ & \mathrm{C}_{\mathrm{G}}=2.7 \mathrm{nF} \\ & \hline \end{aligned}$ |  | 85 |  | ns |

### 3.4.14 H-bridge driver

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V}$; $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 21. H-bridge driver

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Drivers for external high-side PowerMOS |  |  |  |  |  |  |  |
| A.069 | IGHx(Ch) | Average charge <br> current (charge <br> stage) | $T_{j}=25^{\circ} \mathrm{C}$ |  | 0.3 |  | A |

Table 21. H-bridge driver (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A. 070 | Rghx | On-resistance (discharge- stage) | $\begin{aligned} & \text { Vshx }=0 \mathrm{~V} \text {; IGHx }=50 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ | 4 | 10 | 14 | $\Omega$ |
| A. 071 |  |  | $\begin{aligned} & \text { VsHx }=0 \mathrm{~V} ; \mathrm{IGHx}=50 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} \end{aligned}$ |  | 14 | 20 | $\Omega$ |
| A. 072 | VghHx | Gate-on voltage | $\mathrm{Vs}=\mathrm{SH}=6 \mathrm{~V}$; $\mathrm{ICP}=15 \mathrm{~mA}$ | VSHx +6 |  |  | V |
| A. 073 |  |  | $\mathrm{Vs}=\mathrm{SH}=12 \mathrm{~V} ; \mathrm{IcP}=15 \mathrm{~mA}$ | Vshx +8 | VSHx +10 | $\begin{gathered} \text { VSHx }+ \\ 11.5 \end{gathered}$ | V |
| A. 074 | Rgshx | Passive gate-clamp resistance | $\mathrm{VGHx}=0.5 \mathrm{~V}$ |  | 15 |  | k $\Omega$ |
| Drivers for external low-side Power-MOS |  |  |  |  |  |  |  |
| A. 075 | IGLx(Ch) | Average chargecurrent (charge stage) | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 0.3 |  | A |
| A. 076 | Rglx | On-resistance (discharge- stage) | $\begin{aligned} & \text { VsLx }=0 \mathrm{~V} \text {; IGHx }=50 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ | 4 | 10 | 14 | $\Omega$ |
| A. 077 |  |  | $\begin{aligned} & \text { VsLx }=0 \mathrm{~V} \text {; IGHx }=50 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C} \end{aligned}$ |  | 14 | 20 | $\Omega$ |
| A. 078 | Vghlx | Gate-on voltage | $\mathrm{Vs}=6 \mathrm{~V}$; $\mathrm{ICP}=15 \mathrm{~mA}$ | VSLx +6 |  |  | V |
| A. 079 |  |  | $\mathrm{Vs}=12 \mathrm{~V}$; $\mathrm{IcP}=15 \mathrm{~mA}$ | VsLx +8 | VsLx + 10 | VsLx +11.5 | V |
| A. 080 | Rgslx | Passive gate-clamp resistance |  |  | 15 |  | $\mathrm{k} \Omega$ |

### 3.4.15 Gate drivers for the external Power-MOS switching times

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 22. Gate drivers for the external Power-MOS switching times

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A. 081 | $\mathrm{Tg}(\mathrm{HL}) \mathrm{xHL}$ | Propagation delay time high to low (switch mode) ${ }^{(1)}$ | $\begin{aligned} & \mathrm{Vs}=13.5 \mathrm{~V} ; \mathrm{VSHx}=0 ; \\ & \mathrm{Rg}=0 \Omega ; \mathrm{CG}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 1.5 |  | $\mu \mathrm{s}$ |
| A. 082 | Tg(HL)xLH | Propagation delay time low to high (switch mode) ${ }^{(1)}$ | $\begin{aligned} & \mathrm{Vs}=13.5 \mathrm{~V} ; \mathrm{VSLx}=0 ; \\ & \mathrm{RG}=0 \Omega ; \mathrm{CG}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 1.5 |  | $\mu \mathrm{s}$ |
| A. 083 | IGHxrmax | Maximum source current (current mode) | $\begin{aligned} & \mathrm{VS}=13.5 \mathrm{~V} ; \mathrm{VSHx}=0 ; \\ & \mathrm{VGHx}=1 \mathrm{~V} ; \\ & \text { SLEW }<4: 0>=1 \mathrm{FH} \end{aligned}$ |  | 32 |  | mA |
| A. 084 | IGHxfmax | Maximum sink current (current mode) | $\begin{aligned} & \text { Vs = } 13.5 \mathrm{~V}, \mathrm{VSHx}=0 ; \\ & \mathrm{VGHx}=2 \mathrm{~V} ; \\ & \text { SLEW }<4: 0>=1 \mathrm{FH} \end{aligned}$ |  | 32 |  | mA |

Table 22. Gate drivers for the external Power-MOS switching times (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A. 085 | dlıGHxr | Source current accuracy | $\begin{aligned} & \text { Vs = } 13.5 \mathrm{~V} ; \mathrm{VsHx}=0 ; \\ & \mathrm{VGHx}=1 \mathrm{~V} \end{aligned}$ | See Figure 10: IGHxr ranges |  |  |  |
| A. 086 | dlıghxf | Sink current accuracy | $\begin{aligned} & \text { Vs = } 13.5 \mathrm{~V} ; \mathrm{VsHx}=0 ; \\ & \text { VGHx }=2 \mathrm{~V} \end{aligned}$ | See Figure 11: IGHXf ranges |  |  |  |
| A. 087 | VDSHxrsw | Switching voltage (Vs-VsH) between current mode and switch mode (rising) | $\mathrm{Vs}=13.5 \mathrm{~V}$ |  | 2.8 |  | V |
| A. 088 | VdSHxfsw | Switching voltage (Vs-VsH) between switch mode and current mode (falling) | $\mathrm{Vs}=13.5 \mathrm{~V}$ |  | 2.8 |  | V |
| A. 089 | t0ghxr | Rise time (switch mode) | $\begin{aligned} & \mathrm{Vs}=13.5 \mathrm{~V} ; \mathrm{VsHx}=0 ; \\ & \mathrm{Rg}=0 \Omega ; \mathrm{Cg}=2.7 \mathrm{nF} \end{aligned}$ |  | 45 |  | ns |
| A. 090 | t0ghxf | Fall time (switch mode) | $\begin{aligned} & \mathrm{Vs}=13.5 \mathrm{~V} ; \mathrm{VsHx}_{\mathrm{V}}=0 ; \\ & \mathrm{Rg}=0 \Omega ; \mathrm{CG}_{\mathrm{G}}=2.7 \mathrm{nF} \end{aligned}$ |  | 85 |  | ns |
| A. 091 | t0glxr | Rise time | $\begin{aligned} & \mathrm{Vs}=13.5 \mathrm{~V} ; \mathrm{VSLx}^{2}=0 ; \\ & \mathrm{RG}=0 \Omega ; \mathrm{CG}=2.7 \mathrm{nF} \end{aligned}$ |  | 45 |  | ns |
| A. 092 | t0glxf | Fall time | $\begin{aligned} & \mathrm{Vs}=13.5 \mathrm{~V} ; \mathrm{VsLx}=0 ; \\ & \mathrm{Rg}=0 \Omega ; \mathrm{CG}=2.7 \mathrm{nF} \end{aligned}$ |  | 85 |  | ns |
| A. 093 | tccpoooo | Programmable cross-current protection time |  |  | 250 |  | ns |
| A. 094 | tccpoo01 | Programmable cross-current protection time | Tested by scan |  | 500 |  | ns |
| A. 095 | tccpo010 | Programmable cross-current protection time | Tested by scan |  | 750 |  | ns |
| A. 096 | tccpo011 | Programmable cross-current protection time | Tested by scan |  | 1000 |  | ns |
| A. 097 | tccpo100 | Programmable cross-current protection time | Tested by scan |  | 1250 |  | ns |
| A. 098 | tccpo101 | Programmable cross-current protection time | Tested by scan |  | 1500 |  | ns |
| A. 099 | tccpo110 | Programmable cross-current protection time | Tested by scan |  | 1750 |  | ns |
| A. 100 | tccpo111 | Programmable cross-current protection time | Tested by scan |  | 2000 |  | ns |
| A. 101 | tccp1000 | Programmable cross-current protection time | Tested by scan |  | 2250 |  | ns |
| A. 102 | tccp1001 | Programmable cross-current protection time | Tested by scan |  | 2500 |  | ns |
| A. 103 | tccp1010 | Programmable cross-current protection time | Tested by scan |  | 2750 |  | ns |
| A. 104 | tccp1011 | Programmable cross-current protection time | Tested by scan |  | 3000 |  | ns |

Table 22. Gate drivers for the external Power-MOS switching times (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A. 105 | tccp1100 | Programmable cross-current protection time | Tested by scan |  | 3250 |  | ns |
| A. 106 | tccp1101 | Programmable cross-current protection time | Tested by scan |  | 3500 |  | ns |
| A. 107 | tccp1110 | Programmable cross-current protection time | Tested by scan |  | 3750 |  | ns |
| A. 108 | tccp1111 | Programmable cross-current protection time | Tested by scan |  | 4000 |  | ns |
| A. 109 | fpwm | PWMH switching frequency(1) | $\begin{aligned} & \text { Vs = } 13.5 \mathrm{~V} ; \mathrm{VsLx}=0 ; \\ & \mathrm{RG}=0 \Omega ; \mathrm{CG}=2.7 \mathrm{nF} ; \\ & \text { PWMH-Duty-Cycle }=50 \%, \\ & \text { Tested by scan } \end{aligned}$ |  |  | 50 | kHz |

1. Without cross-current protection time tcce.

Figure 9. H-driver delay times


Figure 10. IGHxr ranges


Figure 11. IGHxf ranges


### 3.4.16 Drain source monitoring external H-bridges

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 23. Drain source monitoring external H-bridge

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| A.110 | VsCd1_HB | Drain-source threshold voltage |  | 0.375 | 0,5 | 0.625 | V |
| A.111 | VsCd2_HB | Drain-source threshold voltage |  | 0.6 | 0,75 | 0.9 | V |
| A.112 | VsCd3_HB | Drain-source threshold voltage |  | 0,85 | 1 | 1,15 | V |
| A.113 | VsCd4_HB | Drain-source threshold voltage |  | 1,06 | 1,25 | 1,43 | V |
| A.114 | VsCd5_HB | Drain-source threshold voltage |  | 1,27 | 1,5 | 1,73 | V |
| A.115 | VsCd6_HB | Drain-source threshold voltage |  | 1,49 | 1,75 | 2,01 | V |
| A.116 | VsCd7_HB | Drain-source threshold voltage |  | 1,7 | 2 | 2,3 | V |
| A.117 | tsCd_HB | Drain-source monitor filter time | Tested by scan |  | 6 |  | $\mu \mathrm{~s}$ |
| A.118 | tscs_HB | Drain-source comparator settling <br> time | Vs = 13.5 V; <br> VsH $=$ jump from <br> GND to Vs |  |  | 5 | $\mu \mathrm{~s}$ |

### 3.4.17 Drain source monitoring external heater MOSFET

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 24. Drain source monitoring external heater MOSFET

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| A.119 | VsCd1_HE | Drain-source threshold voltage |  | 160 | 200 | 250 | mV |
| A.120 | VsCd2_HE | Drain-source threshold voltage |  | 200 | 250 | 305 | mV |
| A.121 | VsCd3_HE | Drain-source threshold voltage |  | 240 | 300 | 360 | mV |
| A.122 | VsCd4_HE | Drain-source threshold voltage |  | 280 | 350 | 420 | mV |
| A.123 | VsCd5_HE | Drain-source threshold voltage |  | 320 | 400 | 480 | mV |
| A.124 | VsCd6_HE | Drain-source threshold voltage |  | 360 | 450 | 540 | mV |
| A.125 | Vscd7_HE | Drain-source threshold voltage |  | 400 | 500 | 600 | mV |
| A.126 | VsCd8_HE | Drain-source threshold voltage |  | 440 | 550 | 660 | mV |
| A.127 | tsCd_HE | Drain-source monitor filter <br> time | Tested by scan |  | 6 |  | $\mu \mathrm{~s}$ |
| A.128 | tscs_HE | Drain-source comparator <br> settling time | Vs = 13.5 V; VsH = jump <br> from GND to Vs |  |  | 5 | $\mu \mathrm{~s}$ |
| A.129 | tscb_HE | Drain-source monitoring <br> blanking time | Tested by scan |  | 8 |  | $\mu \mathrm{~s}$ |

### 3.4.18 Open-load monitoring external H-bridges

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V} ; \mathrm{T}_{j}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 25. Open-load monitoring external H-bridge

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A. 130 | VodsL | Low-side drain-source monitor low off-threshold voltage | VsLx $=0 \mathrm{~V}$; Vs $=13.5 \mathrm{~V}$ |  | 0.15 Vs |  | V |
| A. 131 | Vodsh | Low-side drain-source monitor high off-threshold voltage | VsLx $=0 \mathrm{~V}$; Vs $=13.5 \mathrm{~V}$ |  | 0.85 Vs |  | V |
| A. 132 | Volshx | Output voltage of selected SHx in open-load test mode | VsLx $=0 \mathrm{~V}$; Vs $=13.5 \mathrm{~V}$ |  | 0.5 Vs |  | V |
| A. 133 | RpdOL | Pull-down resistance of the non- selected SHx pin in open-load mode | $\begin{aligned} & \text { VSLx }=0 \mathrm{~V} ; \\ & \mathrm{Vs}=13.5 \mathrm{~V} \text {; } \\ & \text { VsHX }=4.5 \mathrm{~V} \end{aligned}$ |  | 20 |  | k $\Omega$ |
| A. 134 | tol_HB | Open-load filter time | Tested by scan |  | 2 |  | ms |

### 3.4.19 Open-load monitoring external heater MOSFET

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 26. Open-load monitoring external heater MOSFET

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| A. 135 | VoLheater | Open-load -threshold voltage | VsLx $=0 \mathrm{~V} ; \mathrm{Vs}=13.5 \mathrm{~V}$ |  | 2 |  | V |
| A. 136 | loLheater | Pull-up current source open- <br> load diagnosis activated | VSLx $=0 \mathrm{~V} ; \mathrm{Vs}=13.5$ <br> $\mathrm{~V} ;$ <br> VSHheater $=4.5 \mathrm{~V}$ |  | 1 | mA |  |
| A. 137 | toL_HE | Open-load filter time | Tested by scan |  | 2 |  | ms |

### 3.4.20 Electro-chrome mirror driver

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; 6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 27. Electro-chrome mirror driver

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A. 138 | Vctrlmax | Maximum EC-control voltage | ECV_HV (Config Reg) $=1{ }^{(1)}$ | 1.4 |  | 1.6 | V |
| A. 139 |  |  | ECV_HV (Config Reg) $=00^{(1)}$ | 1.12 |  | 1.28 | V |
| A. 140 | DNLECV | Differential Non Linearity |  | -2 |  | 2 | $L^{\text {LS }}{ }^{(2)}$ |
| A. 141 | IdVECVI | Voltage deviation between target and ECV | $\begin{aligned} & \mathrm{dVECV}=\mathrm{V}_{\text {target }^{(3)}-\mathrm{VECV}} \\ & \text { IIECDRI }<1 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} -5 \%- \\ 1 \mathrm{LSB}^{(2)} \end{gathered}$ |  | $\begin{aligned} & +5 \%++ \\ & 1 \mathrm{LSB}^{(2)} \end{aligned}$ | mV |
| A. 142 | dVECVnr | Difference voltage between target and ECV sets flag if VECV is below it | $\begin{aligned} & d V E C V=V_{\text {target }}{ }^{(3)}-V E C V ; \\ & \text { toggle bitx }=1 ; \text { status reg. } x \end{aligned}$ |  | 120 |  | mV |
| A. 143 | dVECVhi | Difference voltage between target and ECV sets flag if VECV is above it | $d V_{E C V}=V_{\text {target }}{ }^{(3)}-V_{E C V} ;$ toggle bitx $=1$; status reg. x |  | -135 |  | mV |
| A. 144 | tFECVNR | ECVNR filter time | Tested by scan |  | 32 |  | $\mu \mathrm{s}$ |
| A. 145 | tFECVHI | ECVHı filter time | Tested by scan |  | 32 |  | $\mu \mathrm{s}$ |
| A. 146 | VECDRminHIGH | Output voltage range | $\operatorname{IECDR}=-10 \mu \mathrm{~A}$ | $\begin{gathered} \text { V1-0.3 } \\ \text { V } \end{gathered}$ |  | V1 | V |
| A. 147 | VECDRmaxLOW |  | IECDR $=10 \mu \mathrm{~A}$ | 0 |  | 0.7 | V |
| A. 148 | IECDR | Current into ECDR | $\begin{aligned} & \text { Vtarget }{ }^{(3)}>\text { VECV }+500 \mathrm{mV} ; \\ & \text { VECDR }=3.5 \mathrm{~V} \end{aligned}$ | -100 |  | -10 | $\mu \mathrm{A}$ |
| A. 149 |  |  | $\begin{aligned} & V_{\text {target }}{ }^{(3)}<\mathrm{VECV}^{2}-500 \mathrm{mV} ; \\ & \mathrm{V}_{\mathrm{ECDR}}=1.0 \mathrm{~V} ; \\ & \mathrm{V}_{\text {target }}=0 \mathrm{~V} ; \mathrm{VECV}^{2}=0.5 \mathrm{~V} \end{aligned}$ | 10 |  | 100 | $\mu \mathrm{A}$ |
| A. 150 | Recdrdis | Pull-down resistance at ECDR in fast discharge mode and while ECmode is off | $\begin{aligned} & \mathrm{VECDR}=0.7 \mathrm{~V} ; \mathrm{ECON}=‘ 1 \text { ', } \\ & \mathrm{EC}<5: 0>=0 \text { or ECON = } 0 \text { ' } \end{aligned}$ |  |  | 10 | k $\Omega$ |

1. Bit ECV_HV (Config Reg) ='1' or '0': ECV voltage, where IIECDR can change sign.
2. 1 LSB (Least Significant Bit) $=23.8 \mathrm{mV}$ typ.
3. Vtarget is set by bits $\mathrm{EC}<5: 0>$ (CR 11) and bit ECV_HV (Config Reg); tested for each individual bit.

### 3.4.21 Fail safe low-side switch

The voltages are referred to power ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 18 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 28. Fail safe low-side switch

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| A. 151 | Vout_max | Max output voltage in <br> case of missing supply | lout $=1 \mathrm{~mA} ;$ <br> Vs $=$ VSREG $=0 \mathrm{~V}$ |  | 2 | 2.5 | V |

Table 28. Fail safe low-side switch (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A. 152 | Rdson | DC output resistance | ILOAD $=250 \mathrm{~mA}$; $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | 1.4 |  | $\Omega$ |
| A. 153 |  |  | ILOAD $=250 \mathrm{~mA} ; \mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C}$ |  |  | 2.2 | $\Omega$ |
| A. 154 | IoLimit | Overcurrent limitation | 8 V < Vs < 16 V | 500 |  | 1500 | mA |
| A. 155 | toNHL | Turn on delay time to 10\% Vout |  |  |  | 100 | $\mu \mathrm{s}$ |
| A. 156 | tofFLH | Turn off delay time to 90\% Vout |  |  |  | 100 | $\mu \mathrm{s}$ |
| A. 157 | tscF | Short circuit filter time | Tested by scan |  | 64 |  | $\mu \mathrm{s}$ |
| A. 158 | dVmax/dt | Maximum external applied slew rate on LSA_FSO and LSB_FSO without switching on LS | Guaranteed by design | 60 |  |  | V/ $/$ s |

### 3.4.22 Wake up input WU

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 29. Wake-up inputs

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| A.159 | VwUthn | Wake-up negative edge <br> threshold voltage |  | 0.4 <br> VSREG | 0.45 <br> VSREG | 0.5 <br> VSREG | V |
| A.160 | VwUthp | Wake-up positive edge <br> threshold voltage |  | 0.5 <br> VSREG | 0.55 <br> VSREG | 0.6 <br> VSREG | V |
| A.161 | VHYST | Hysteresis |  | 0.05 <br> VSREG | 0.1 <br> VSREG | 0.15 <br> VSREG | V |
| A.162 | twU_stat | Static wake filter time | Tested by scan |  | 64 |  | $\mu \mathrm{~s}$ |
| A.163 | IWU_stdby | Input current in standby <br> mode | VwU < 1 V or <br> VwU > (VSREG - 1.5 V) | 5 | 30 | 60 | $\mu \mathrm{~A}$ |
| A.164 | RwU_act | Input resistor to GND in <br> Active mode and in <br> Standby mode during <br> Wake-up input sensing |  | 80 | 160 | 300 | $\mathrm{k} \Omega$ |
| A.165 | twU_cyc |  |  | 16 |  | $\mu \mathrm{~s}$ |  |

### 3.4.23 High speed CAN transceiver

ISO 11898-2:2003 and ISO 11898-5:2007 compliant.
SAE J2284 compliant.

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin.
$5.5 \mathrm{~V} \leq$ VSREG $\leq 18 \mathrm{~V}$; VCANSUP $=\mathrm{V} 1$; Tjunction $=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified. $-12 \mathrm{~V} \leq(\mathrm{VcanH}+\mathrm{Vcanl}) / 2 \leq 12 \mathrm{~V}$

Table 30. CAN communication operating range

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| E.001 | VSREG_COM | Supply voltage operating <br> range for CAN <br> communication | $\mathrm{VV}_{1}=$ VCANSUP | 5.5 |  | 18 | V |
| E.002 | VCANSUPlow | CAN supply low voltage flag | VV1 = VcANSUP decreasing | 4.1 | 4.3 | 4.5 | V |
| E.003 | VCANHL,CM | Common mode Bus voltage | Measured with respect to the <br> ground of each CAN node | -12 |  | 12 | V |

Table 31. CAN transmit data input: pin TxD_C

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E. 004 | VTXdCLOW | Input voltage dominant level |  | 1.0 | 1.45 | 2.0 | V |
| E. 005 | VTXDCHIGH | Input voltage recessive level |  | 1.2 | 1.85 | 2.3 | V |
| E. 006 | VTXDCHYS | VTXDCHIGH-VtXdCLOW |  | 0.2 | 0.4 | 0.7 | V |
| E. 007 | RTXDCPU | TXD_C pull up resistor |  | 16 | 35 | 60 | k $\Omega$ |
| E. 008 | td,TXDC(domrec) | TXDC - CANh, L delay time dominant - recessive | $R \mathrm{~L}=60 \Omega ; \mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF} ;$ <br> 70\% VRXD - 30\% VDIFF; <br> TXDC rise time $=10 \mathrm{~ns}$ $(10 \%-90 \%)^{(1)}$ | 0 |  | 120 | ns |
| E. 009 | td,TXDC(recdiff) | TXDC - CANH,L delay time recessive - dominant | $\mathrm{RL}=60 \Omega ; \mathrm{CL}=100 \mathrm{pF} ;$ <br> 30\% VRXD - 70\% VDIFF; <br> TXDC fall time $=10 \mathrm{~ns}$ (90\%-10\%) ${ }^{(1)}$ | 0 |  | 120 | ns |
| E. 010 | tdom(TXDC) | TXDC dominant time-out | Tested by scan | 0.8 | 2 | 5 | ms |

1. Guaranteed by design.

Table 32. CAN receive data output: Pin RxD_C

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E. 011 | VRXDCLOW | Output voltage dominant level | $\operatorname{IRXDC}=2 \mathrm{~mA}$ | 0 | 0.2 | 0.5 | V |
| E. 012 | Vrxdchigh | Output voltage recessive level | $\operatorname{IRXDC}=-2 \mathrm{~mA}$ | V1-0.5 | $\begin{gathered} \mathrm{V} 1- \\ 0.2 \end{gathered}$ | V1 | V |
| E. 013 | tr,RXDC | RxD_C rise time | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} ; \\ & 30 \%-70 \% \mathrm{~V}_{\mathrm{RXDC}}{ }^{(1)} \end{aligned}$ | 0 |  | 25 | ns |
| E. 014 | tf, RXDC | RxD_C fall time | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} ; \\ & 30 \%-70 \% \mathrm{~V}_{\mathrm{RXDC}}{ }^{(1)} \end{aligned}$ | 0 |  | 25 | ns |

Table 32. CAN receive data output: Pin RxD_C (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E. 015 | td, RXDC(dom-rec) | CANH,L - RXDC delay time dominant - recessive | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} ; \\ & 30 \%-70 \% \mathrm{~V}_{\mathrm{RXDC}}{ }^{(1)} \end{aligned}$ | 0 |  | 120 | ns |
| E. 016 | td, $\mathrm{RXDC}(\mathrm{rec}-$ $\mathrm{dom})$ | CANH,L - RXDC delay time recessive - dominant | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} ; \\ & 30 \%-70 \% \mathrm{~V}_{\mathrm{RXDC}}{ }^{(1)} \end{aligned}$ | 0 |  | 120 | ns |

1. Guaranteed by design.

Table 33. CAN transmitter dominant output characteristics

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E. 017 | VcANHdom | Single ended CANH voltage level in dominant state | $\begin{aligned} & \mathrm{V} \text { TXDC = VTXDCLOW; } \\ & \mathrm{RL}=50 \Omega ; 65 \Omega \end{aligned}$ | 2.75 | 3.5 | 4.5 | V |
| E. 018 | Vcanldom | Single ended CANL voltage level in dominant state | $\begin{aligned} & \text { VTXDC }=\text { VTXDCLOW; } \\ & \mathrm{RL}=50 \Omega ; 65 \Omega \end{aligned}$ | 0.5 | 1.5 | 2.25 | V |
| E. 019 | VdIFF,dom | Differential output voltage in dominant state: <br> VcanHdom- Vcanldom | $\begin{aligned} & \mathrm{VTXDC}=\mathrm{VTXDCLOW} ; \\ & \mathrm{RL}=50 \Omega ; 65 \Omega \end{aligned}$ | 1.5 | 2.0 | 3 | V |
| E. 020 | Vsym | Driver symmetry Vsym = VcanHdom + Vcanldom | Measured over one 250 kHz period ( $4 \mu \mathrm{~s}$ ) $R \mathrm{~L}=50 \Omega ; 65 \Omega$; fTXDC $=250 \mathrm{kHz}$ (square wave, $50 \%$ duty cycle); (1) <br> CsPLIT $=4.7 \mathrm{nF}(+-5 \%)$ | 4.5 | 5 | 5.5 | V |
| E. 021 | IOCANH,dom (0V) | CANH output current in dominant state | $\begin{aligned} & \text { VTXDC }=\text { VTXDCLOW; } \\ & \text { VCANH }=0 \mathrm{~V} \end{aligned}$ | -100 | -75 | -45 | mA |
| E. 022 | Iocanl,dom (5V) | CANL output current in dominant state | $\begin{aligned} & \text { VTXDC }=\text { VTXDCLOW; } \\ & \text { VCANL }=5 \mathrm{~V} \end{aligned}$ | 45 | 75 | 100 | mA |
| E. 023 | IOCANH,dom (40V) | CANH output current in dominant state | $\begin{aligned} & \text { VTXDC }=\text { VTXDCLOW; } \\ & \text { VCANH }=40 \mathrm{~V} ; \mathrm{RL}=65 \Omega ; \\ & \text { Vs }=40 \mathrm{~V} \end{aligned}$ | 0 |  | 5 | mA |
| E. 024 | IocANL,dom (40V) | CANL output current in dominant state | $\begin{aligned} & \text { VTXDC }=\mathrm{V}_{\mathrm{T} X D C L O W} \\ & \mathrm{VCANL}=40 \mathrm{~V} ; \\ & \mathrm{RL}=65 \Omega ; \mathrm{VS}=40 \mathrm{~V} \end{aligned}$ | 0 |  | 100 | mA |

1. Measurement equipment input load $<20 \mathrm{pF},>1 \mathrm{M} \Omega$.

Table 34. CAN transmitter recessive output characteristics, CAN normal mode

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| E. 025 | VCANHrec | CANH voltage level in <br> recessive state | TRX ready state; <br> VTXDC = VTXDCHIGH; No <br> load | 2 | 2.5 | 3 | V |
| E.026 | VCANLrec | CANL voltage level in <br> recessive state | TRX Ready state; <br> VTXDC = VTXDCHiGH; No <br> load | 2 | 2.5 | 3 | V |
| E. 027 | VDIFF,recOUT | Differential output voltage in <br> recessive state VCANHrec- <br> VCANLrec | TRX Ready state; <br> VTXDC = VTXDCHIGH; No <br> load | -50 |  | 50 | mV |

Note: $\quad$ CAN normal mode: tested in TRX ready state while the device is in active mode.
Table 35. CAN transmitter recessive output characteristics, CAN low-power mode, biasing active

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E. 028 | VcANHrecLPbias | CANH voltage level in recessive state | TRX BIAS state; V TXDC $=\mathrm{V}_{\mathrm{T} X D C H I G H ;}$ No load | 2 | 2.5 | 3 | V |
| E. 029 | VcanLrecLPbias | CANL voltage level in recessive state | TRX BIAS state; <br> VTXDC $=$ VTXDCHiGH; No load | 2 | 2.5 | 3 | V |
| E. 030 | VDIFF,recOUTLPbias | Differential output voltage in recessive state VcanHrec-Vcanlrec | TRX BIAS state; <br> $\mathrm{V}_{\text {TXDC }}=\mathrm{V}_{\text {TXDCHIGH; }}$ No load | -50 |  | 50 | mV |

Note: $\quad$ CAN low power mode, biasing active: tested in TRX BIAS state while the device is in active mode, V1_Standby mode and VBAT_Standby mode.

Table 36. CAN transmitter recessive output characteristics, CAN low-power mode, biasing inactive

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| E.031 | VCANHrecLP | CANH voltage level in <br> recessive state | TRX Sleep state; <br> VTXDC = VTXDCHIGH; <br> No load | -0.1 | 0 | 0.1 | V |
| E.032 | VCANLrecLP | CANL voltage level in <br> recessive state | TRX Sleep state; <br> VTXDC = VTXDCHIGH; <br> No load | -0.1 | 0 | 0.1 | V |
| E.033 | VDIFF,recOUTLP | Differential output voltage in <br> recessive state VCANHrec - <br> VCANLrec | TRX Sleep state; <br> VTXDC = VTXDCHIGH; <br> No load | -50 |  | 50 | mV |

Note: $\quad$ CAN Low Power mode, biasing inactive: tested in TRX sleep state while the device is in active mode, V1_Standby mode and VBAT_Standby mode.

Table 37. CAN receiver input characteristics during CAN normal mode

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| E.034 | VTHdom | Differential receiver threshold <br> voltage recessive to dominant <br> state | TRX ready state; <br> $(\mathrm{VCANH}+\mathrm{VCANL}) / 2=-12$ <br> $\mathrm{~V}, 2.5 \mathrm{~V}, 12 \mathrm{~V}^{(1)}$ | 0.5 | - | 0.9 | V |
| E.035 | VTHrec | Differential receiver threshold <br> voltage dominant to recessive <br> state | TRX Ready state; <br> $(\mathrm{VCANH}+\mathrm{VCANL}) / 2=-12$ <br> $\mathrm{~V}, 2.5 \mathrm{~V}, 12 \mathrm{~V}^{(1)}$ | 0.5 | - | 0.9 | V |

1. Parameter evaluated with specific $R_{L}=60 \Omega$; guaranteed by characterization.

Note: $\quad$ CAN normal mode: tested in TRX ready state while the device is in active mode.
Table 38. CAN receiver input characteristics during CAN low power mode, biasing active

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| E. 036 | VTHdomLPbias | Differential receiver threshold <br> voltage recessive to dominant <br> state | TRX BIAS state; <br> $(\mathrm{VCANH}+\mathrm{VCANL}) / 2=-12$ <br> $\mathrm{~V}, 2.5 \mathrm{~V}, 12 \mathrm{~V}(1)$ | 0.5 | - | 0.9 | V |
| E. 037 | VTHrecLPbias | Differential receiver threshold <br> voltage dominant to recessive <br> state | TRX BIAS state; <br> $(\mathrm{VCANH}+\mathrm{VCANL}) / 2=-12$ <br> $\mathrm{~V}, 2.5 \mathrm{~V}, 12 \mathrm{~V}^{(1)}$ | 0.5 | - | 0.9 | V |

1. Parameter evaluated with specific $R_{L}=60 \Omega$; guaranteed by characterization.

Note: $\quad$ CAN low power mode, biasing active: tested in TRX BIAS state while the device is in active mode, V1_Standby mode and VBAT_Standby mode.

Table 39. CAN Receiver input characteristics during CAN Low power mode, biasing inactive

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| E.038 | VTHdomLP | Differential receiver threshold <br> voltage recessive to dominant <br> state | TRX sleep state; <br> $(\mathrm{VCANH}+\mathrm{VCANL}) / 2=-12$ <br> $\mathrm{~V} ; 0 \mathrm{~V} ; 12 \mathrm{~V}^{(1)}$ | 0.5 | - | 0.9 | V |
| E.039 | VTHrecLP | Differential receiver threshold <br> voltage dominant to recessive <br> state | TRX Sleep state; <br> $(\mathrm{VCANH}+\mathrm{VCANL}) / 2=-12$ <br> $\mathrm{~V} ; 0 \mathrm{~V} ; 12 \mathrm{~V}^{(1)}$ | 0.5 | - | 0.9 | V |

1. Parameter evaluated with specific $R L=60 \Omega$; guaranteed by characterization.

Note: $\quad$ CAN Low Power mode, biasing inactive: Tested in TRX Sleep state while the device is in active mode, V1_Standby mode and VBAT_Standby mode.

Table 40. CAN receiver input resistance biasing active

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| E. 040 | Rdiff | Differential internal <br> resistance | TRX Ready \& TRX BIAS states; <br> VTXDC = VTXDCHIGH; no load | 40 | 60 | 100 | $\mathrm{k} \Omega$ |
| E. 041 | RCANH, <br> CANL | Single ended <br> Internal resistance | TRX Ready \& TRX BIAS states; <br> VTXDC = VTXDCHIGH; no load | 20 | 30 | 50 | $\mathrm{k} \Omega$ |
| E. 042 | $\mathrm{~m}_{\mathrm{R}}$ | Internal Resistance <br> matching <br> RCANH,CANL | TRX Ready \& TRX BIAS states; <br> VTXDC = VTXDCHIGH; no load; mR $=2$ <br> (RCAN_H-RCAN_L) / (RCAN_H + <br> RCAN_L) | -0.03 |  | 0.03 |  |
| E. 043 | Cin | Internal <br> capacitance | Guaranteed by design | 50 | pF |  |  |
| E. 044 | Cin,diff | Differential internal <br> capacitance | Guaranteed by design | 10 | 20 | pF |  |

Note: CAN Normal and Low Power mode, biasing active: Tested in TRX Ready and TRX BIAS state while the device is in active and V1 Standby mode.

Table 41. CAN transceiver delay

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E. 045 | tTXpd,hl | Loop delay TxD_C to RxD_C (High to Low) | ```RL= 60 \Omega; CL = 100 pF; 30% VTXDC - 30% VRXDC; TXDC fall time = 10 ns (90%-10%); CRXDC = 15 pF; ffXDC = 250 kHz``` |  |  | 255 | ns |
| E. 046 | tTXpd, l h | Loop delay TxD_C to RxD_C (Low to High) | $\begin{aligned} & \mathrm{RL}=60 \Omega ; \mathrm{CL}=100 \mathrm{pF} ; 70 \% \mathrm{VTXD}- \\ & 70 \% \text { VRXD; } \\ & \mathrm{TXDC} \text { rise time }=10 \mathrm{~ns}(10 \%-90 \%) \text {; } \\ & \mathrm{CRXDC}=15 \mathrm{pF} ; \text { fTXDC }=250 \mathrm{kHz} \end{aligned}$ |  |  | 255 | ns |
| E. 047 | TBitrec | Recessive Bit symmetry | $\mathrm{RL}=60 \Omega ; \mathrm{CL}=100 \mathrm{pF} ;$ <br> $70 \%$ VTXDC (rising) - $30 \%$ VRXDC (falling); $\mathrm{C}_{\mathrm{RXD}}=15 \mathrm{pF} ; 10 \mathrm{~ns}$ ( $10 \%$ $90 \%$, $90 \%$ - 10\%); Rectangular pulse signal TTXDC $=6000 \mathrm{~ns}$, high pulse 1000 ns, low pulse 5000 ns | 765 | 1000 | 1255 | ns |
| E. 048 | tCAN | CAN permanent dominant time-out | Tested by scan | 500 | 700 | 1000 | $\mu \mathrm{s}$ |
| E. 049 | twUP-V1 ${ }^{(1)}$ | Time between $W_{U P}{ }^{(2)}$ on the CAN bus until V1 goes active | Wake-Up according to ISO11898-5:2007; <br> $70 \%$ VDIFF - $90 \%$ V1 (min) | 0 |  | 200 | $\mu \mathrm{s}$ |

1. Guaranteed by characterization.
2. Time starts with the end of last dominant phase of the WUP.

Table 42. Maximum leakage currents on CAN_H and CAN_L, unpowered

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E. 050 | ILeakage, CANH | Input leakage current CANH | Unpowered device; Vcanh = 5 V; Vcanl $=5 \mathrm{~V}$; Vsreg, Vcansup connected via $0 \Omega$ to GND; Vsreg, Vcansup connected via $47 \mathrm{k} \Omega$ to GND ${ }^{(1)}$ $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \text { to } 105^{\circ} \mathrm{C}^{(2)}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| E. 051 |  |  | $\mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C}^{(3)}$ | -12 |  | 12 |  |
| E. 052 | ILeakage, CANL | Input leakage current CANL | Unpowered device; Vcanh $=5 \mathrm{~V}$; Vcanl = 5 V; Vsreg, Vcansup connected <br> via $0 \Omega$ to GND; Vsreg, Vcansup connected via $47 \mathrm{k} \Omega$ to $\mathrm{GND}^{(1)}$ $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}^{(2)}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| E. 053 |  |  | $\mathrm{T}_{\mathrm{j}}=130^{\circ} \mathrm{C}^{(3)}$ | -12 |  | 12 |  |

1. Guaranteed by design.
2. $105^{\circ} \mathrm{C}$ is the maximum junction temperature of an unpowered device according to this test condition within the specified ambient temperature range.
3. Used for device test only.

Table 43. Biasing control timings

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E. 054 | tfilter | CAN activity filter time | Tested by scan | 0.5 |  | 5 | $\mu \mathrm{s}$ |
| E. 055 | twake | Wake-up time out | Tested by scan | 0.5 | 1 | 5 | ms |
| E. 056 | tsilence | CAN timeout | Tested by scan | 600 | 700 | 1200 | ms |
| E. 057 | tBIAS | Bias reaction time | $\mathrm{RL}=50 \Omega, 65 \Omega ; \mathrm{CL}=100 \mathrm{pF} ;$ <br> CGND (= CspLIT) $=100 \mathrm{pF}$; $\mathrm{V}_{\text {TXDC }}=$ VTXDCLOW; <br> $50 \%$ Vdiff - Vcanh $=$ Vcanl $=$ $\operatorname{VCAN}(H, \mathrm{~L})$ rec(min) ${ }^{(1)}$; <br> Transition TRX Sleep to TRX BIAS in Active, V1_Standby and VBAT_Standby modes | 0 |  | 200 | $\mu \mathrm{s}$ |

1. A wake-up-pattern is sent with a bit length of triter. TBIAS is measured from the rising edge after having released the bus at the end of the 2nd dominant bit until CANH and CANL reach the minimum recessive output voltage (VcANHrec, VcanHrec).

### 3.4.24 LIN transceiver

LIN 2.2 compliant for bit-rates up to $20 \mathrm{kbit} / \mathrm{s}$ SAE J2602 compatible.
The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 18 \mathrm{~V}$; Tjunction $=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ unless otherwise specified.

Table 44. LIN transmit data input: pin TxD_L

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| E.058 | VTXDLOW | Input voltage dominant level | Active mode | 1.0 |  |  | V |
| E.059 | VTXDHIGH | Input voltage recessive level | Active mode |  |  | 2.3 | V |
| E.060 | VTXDHYS | VTXDHIGH-VTXDLow | Active mode | 0.2 |  |  | V |
| E. 061 | RTXDPU | TXD pull up resistor | Active mode | 13 | 29 | 46 | $\mathrm{k} \Omega$ |

Table 45. LIN receive data output: pin RxD_L

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| E.062 | VRXDLow | Output voltage dominant <br> level | Active mode |  | 0.2 | 0.5 | V |
| E.063 | VRXDHIGH | Output voltage recessive <br> level | Active mode | V1-0.5 | V1-0.2 |  | V |

Table 46. LIN transmitter and receiver: pin LIN

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E. 064 | Vthdom | Receiver threshold voltage recessive to dominant state |  | $\begin{gathered} 0.4 \\ \text { VSREG } \end{gathered}$ | $\begin{gathered} 0.45 \\ \text { VSREG } \end{gathered}$ | $\begin{gathered} 0.5 \\ \text { VSREG } \end{gathered}$ | V |
| E. 065 | VBusdom | Receiver dominant state |  |  |  | $\begin{gathered} 0.4 \\ \text { VSREG } \end{gathered}$ | V |
| E. 066 | VTHrec | Receiver threshold voltage dominant to recessive state |  | $\begin{gathered} 0.5 \\ \text { VSREG } \end{gathered}$ | $\begin{gathered} 0.55 \\ \text { VSREG } \end{gathered}$ | $\begin{array}{c\|} 0.6 \\ \text { VSREG } \end{array}$ | V |
| E. 067 | VBusrec | Receiver recessive state |  | $\begin{gathered} 0.6 \\ \text { VSREG } \end{gathered}$ |  |  | V |
| E. 068 | VTHhys | Receiver threshold hysteresis: VTHrec VTHdom |  | $\begin{gathered} 0.07 \\ \text { VSREG } \end{gathered}$ | $\begin{gathered} 0.1 \\ \text { VSREG } \end{gathered}$ | $\begin{array}{\|c\|c\|} \hline 0.175 \\ \text { VSREG } \end{array}$ | V |
| E. 069 | VTHent | Receiver tolerance center value: (VTHrec +VTHdom)/2 |  | $\begin{gathered} 0.475 \\ \text { VSREG } \end{gathered}$ | $\begin{gathered} 0.5 \\ \text { VSREG } \end{gathered}$ | $\begin{gathered} 0.525 \\ \text { VSREG } \end{gathered}$ | V |
| E. 070 | VTHwkup | Activation threshold for wake-up comparator |  | 1.0 | 1.5 | 2 | V |
| E. 071 | VTHwkdwn | Activation threshold for wake-up comparator |  | $\begin{gathered} \text { VSREG } \\ -3.5 \end{gathered}$ | $\begin{gathered} \text { VSREG } \\ -2.5 \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { VSREG } \\ -1.5 \end{array}$ | V |
| E. 072 | tLINBUS | LIN Bus Wake-up Dominant Filter time | Sleep mode; edge: rec-dom; Tested by scan |  | 64 |  | $\mu \mathrm{s}$ |
| E. 073 | tdom_LIN | LIN Bus Wake-up Dominant Filter time | Sleep mode; edge: rec-domrec; Tested by scan | 28 |  |  | $\mu \mathrm{s}$ |
| E. 074 | ILINDomSC | Transmitter input current limit in dominant state | $\begin{aligned} & \text { VTXD }=\text { VTXDLOW; } \\ & \text { VLIN }=\text { VBATMAX }=18 \mathrm{~V} \end{aligned}$ | 40 | 100 | 180 | mA |

Table 46. LIN transmitter and receiver: pin LIN (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E. 075 | lbus_PAS_dom | Input leakage current at the receiver incl. pull-up resistor | $\begin{aligned} & \text { VTXD }=\text { VTXDHIGH; } \\ & \text { VLIN }^{2}=0 \mathrm{~V} \text {; } \\ & \text { VBAT }^{\text {B }} 12 \mathrm{~V} \text {; Slave mode } \end{aligned}$ | -1 |  |  | mA |
| E. 076 | lbus_PAS_rec | Transmitter input current in recessive state | In standby modes; <br> $\mathrm{V}_{\mathrm{TXD}}=\mathrm{V}_{\text {TXDHIGH; }}$ <br> VLin > 8 V; Vbat < 18 V ; Vlin <br> $\geq$ VBat |  |  | 20 | $\mu \mathrm{A}$ |
| E. 077 | lbus_NO_GND | Input current if loss of GND at device | $\begin{aligned} & \mathrm{GND}=\mathrm{VSREG} ; \\ & 0 \mathrm{~V}<\mathrm{VLIN}<18 \mathrm{~V} ; \text { VBAT }=12 \\ & \mathrm{~V} \end{aligned}$ | -1 |  | 1 | mA |
| E. 078 | Ibus | Input current if loss of Vbat at device | $\begin{aligned} & \text { GND = Vs; } 0 \mathrm{~V}<\text { VLIN }<18 \mathrm{~V} \\ & \mathrm{Tj}=-40^{\circ} \mathrm{C} \ldots 105^{\circ} \mathrm{C}^{(1)} \end{aligned}$ |  |  | 30 | $\mu \mathrm{A}$ |
| E. 079 |  |  | $\begin{aligned} & \mathrm{GND}=\mathrm{Vs} ; 0 \mathrm{~V}<\mathrm{VLIN}<18 \mathrm{~V} \\ & \mathrm{Tj}=130^{\circ} \mathrm{C}^{(2)} \end{aligned}$ |  |  | 35 | $\mu \mathrm{A}$ |
| E. 080 | VLINdom | LIN voltage level in dominant state | Active mode; <br> $\mathrm{V}_{\mathrm{T} X \mathrm{D}}=\mathrm{V}_{\mathrm{TXDL}} \mathrm{LOW}$ <br> RBus=500 Ohm |  |  | 1.2 | V |
| E. 081 | VLINrec | LIN voltage level in recessive state | Active mode; <br> $\mathrm{V}_{\mathrm{TXD}}=\mathrm{V}_{\text {TXDHIGH}} ;$ <br> $\operatorname{LLIN}=10 \mu \mathrm{~A}$ | $0.8 *$ Vs |  |  | V |
| E. 082 | Rlinup | LIN output pull up resistor | VLIN $=0 \mathrm{~V}$ | 20 | 40 | 60 | $\mathrm{k} \Omega$ |
| E. 083 | CLIN | LIN input capacitance |  |  |  | 30 | pF |

1. $105^{\circ} \mathrm{C}$ is the maximum junction temperature of an unpowered device according to this test condition within the specified ambient temperature range.
2. Used for device test only.

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{Vs} \leq 28 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified.

Table 47. LIN transceiver timing

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E. 084 | tRXpd | Receiver propagation delay time |  |  |  | 6 | $\mu \mathrm{s}$ |
| E. 085 | tRXpd_sym | Symmetry of receiver propagation delay time (rising vs. falling edge) | tRXpd_sym $=$ tRXpdr $-\operatorname{tRXpdf;~}$ <br> VSRE $=12 \mathrm{~V}$; Rbus $=1 \mathrm{k} \Omega$; <br> Cbus $=1 \mathrm{nF} ; \mathrm{C}_{\mathrm{RXD}}=20 \mathrm{pF}$ | -2 |  | 2 | $\mu \mathrm{s}$ |

Table 47. LIN transceiver timing (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| E. 086 | D1 | Duty Cycle 1 | $\begin{aligned} & \text { THRec }(\max )=0.744 * \text { VSREG; } \\ & \text { THDom }(\max )=0.581 * \text { VSREG; } \\ & \text { VSREG }=7 \text { to } 18 \mathrm{~V} \text {, tbit }=50 \mu \mathrm{~s} ; \\ & \text { D1 }=\text { tbus_rec }(\mathrm{min}) /(2 \times \text { tbit) }) \text { Rbus } \\ & =1 \mathrm{k} \Omega, \text { Cbus }=1 \mathrm{nF} ; \\ & \text { Rbus }=660 \Omega, \text { Cbus }=6.8 \mathrm{nF} ; \\ & \text { Rbus }=500 \Omega, \text { Cbus }=10 \mathrm{nF} \end{aligned}$ | $\begin{gathered} 0.39 \\ 6 \end{gathered}$ |  |  |  |
| E. 087 | D2 | Duty Cycle 2 | $\begin{aligned} & \mathrm{THRec}(\mathrm{~min})=0.422^{*} \text { VSREG; } \\ & \text { THDom }(\mathrm{min})=0.284^{*} \text { VSREG; } \\ & \text { VSREG }=7.6 \text { to } 18 \mathrm{~V}, \\ & \text { tbit }=50 \mu \mathrm{~s} ; \\ & \mathrm{D} 2=\text { tbus_rec }(\mathrm{max}) /(2 \mathrm{x} \text { tbit }) ; \\ & \text { Rbus }=1 \mathrm{k} \Omega, \text { Cbus }=1 \mathrm{nF} ; \\ & \text { Rbus }=660 \Omega, \text { Cbus }=6.8 \mathrm{nF} ; \\ & \text { Rbus }=500 \Omega, \text { Cbus }=10 \mathrm{nF} \end{aligned}$ |  |  | 0.581 |  |
| E. 088 | D3 | Duty Cycle 3 | $\operatorname{THRec}(\max )=0.778^{*}$ VsREG; <br> THDom(max) $=0.616^{*}$ VsREG; <br> VSREG $=7$ to 18 V , tbit $=96 \mu \mathrm{~s}$; <br> D3 = tbus_rec (min) / ( $2 \times$ tbit); <br> Rbus $=1 \mathrm{k} \Omega$, Cbus $=1 \mathrm{nF}$; <br> Rbus $=660 \Omega$, Cbus $=6.8 \mathrm{nF}$; <br> Rbus $=500 \Omega$, Cbus $=10 \mathrm{nF}$ | $\begin{gathered} 0.41 \\ 7 \end{gathered}$ |  |  |  |
| E. 089 | D4 | Duty Cycle 4 | $\begin{aligned} & \text { THRec }(\min )=0.389^{*} \text { VSREG; } \\ & \text { THDom }(\min )=0.251^{*} \text { VSREG; } \\ & \text { VSREG }=7.6 \text { to } 18 \mathrm{~V}, \text { tbit }=96 \mu \mathrm{~s} ; \\ & \text { D4 }=\text { tbus_rec }(\max ) /(2 \times \text { tbit }) ; \\ & \text { Rbus }=1 \mathrm{k} \Omega, \text { Cbus }=1 \mathrm{nF} ; \\ & \text { Rbus }=660 \Omega, \text { Cbus }=6.8 \mathrm{nF} ; \\ & \text { Rbus }=500 \Omega, \\ & \text { Cbus }=10 \mathrm{nF} \end{aligned}$ |  |  | 0.590 |  |
| E. 090 | tdom(TXDL) | TXD_L dominant timeout | Tested by scan |  | 12 |  | ms |
| E. 091 | tıin | LIN permanent recessive time-out | Tested by scan |  | 40 |  | $\mu \mathrm{s}$ |
| E. 092 | tdom(bus) | LIN Bus permanent dominant time-out | Tested by scan |  | 12 |  | ms |

Figure 12. LIN transmit, receive timing


### 3.4.25 SPI

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V}<\mathrm{V}$ sREG $<18 \mathrm{~V}$; V1 = 5 V ; all outputs open; $\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150{ }^{\circ} \mathrm{C}$, unless otherwise specified.

Table 48. Input: CSN

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| B.001 | VCSNLOW | Input voltage low level | Normal mode | 1.0 |  |  | V |
| B.002 | VCSNHIGH | Input voltage high level | Normal mode |  |  | 2.3 | V |
| B.003 | VCSNHYS | VCSNHIGH - VCSNLOW | Normal mode | 0.2 |  |  | V |
| B.004 | ICSNPU | CSN Pull up resistor | Normal mode | 13 | 29 | 46 | $\mathrm{k} \Omega$ |

Table 49. Inputs: CLK, DI

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| B. 005 | tset | Delay time from standby <br> to Active mode | Time until SPI, ADC and <br> OUT15 are operative |  | 10 |  | $\mu \mathrm{~s}$ |
| B.006 | tset_CP | Delay time from standby <br> to Active mode | Time until power stages that <br> are supplied by the CP are <br> operative | 560 | 750 | 960 | $\mu \mathrm{~s}$ |
| B.007 | Vin_L | Input low level |  | 1.0 |  |  | V |
| B.008 | Vin_H | Input high level |  |  |  | 2.3 | V |
| B.009 | Vin_Hyst | Input hysteresis |  | 0.2 |  |  | V |
| B.010 | Ipdin | Pull down current at <br> input | Vin $=1.5 \mathrm{~V}$ | 30 | 60 | $\mu \mathrm{~A}$ |  |

Table 49. Inputs: CLK, DI (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| B.011 | Cin $^{(1)}$ | Input capacitance at <br> input CSN, CLK, DI | Guaranteed by design |  |  | 15 | pF |
| B.012 | fCLK | SPI input frequency at <br> CLK | Tested by scan |  |  | 4 | MHz |

1. Value of input capacity is not measured in production test. Parameter guaranteed by design.

Table 50. DI, CLK and CSN timing

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| B.013 | tCLK | Clock period | Tested by scan | 250 |  |  | ns |
| B.014 | tCLKH | Clock high time |  | 100 |  |  | ns |
| B.015 | tcLKL | Clock low time |  | 100 |  |  | ns |
| B.016 | tset_CSN | CSN setup time, CSN low <br> before rising edge of CLK |  | 150 |  |  | ns |
| B.017 | tset_CLK | CLK setup time, CLK high <br> before rising edge of CSN |  | 150 |  |  | ns |
| B.018 | tset_DI | DI setup time |  | 25 |  |  | ns |
| B.019 | thold_DI | DI hold time |  | 25 |  |  | ns |
| B.020 | tr_in | Rise time of input signal DI, <br> CLK, CSN |  |  | 25 | ns |  |
| B.021 | tf_in | Fall time of input signal DI, <br> CLK, CSN |  |  | 25 | ns |  |

Note: $\quad$ See Figure 14: SPI input timing.
Table 51. Output: DO

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| B.022 | VDOL | Output low level | IDO $=+4 \mathrm{~mA}$ |  |  | 0.5 | V |
| B.023 | VDOH | Output high level | IDO $=-4 \mathrm{~mA}$ | $\mathrm{~V} 1-0.5$ |  |  | V |
| B.024 | IDOLK | 3-state leakage <br> current | VCSN $=\mathrm{V} 1,0 \mathrm{~V}<\mathrm{VDO}<\mathrm{V} 1$ | -10 |  | 10 | $\mu \mathrm{~A}$ |
| B.025 | CDO | 3-state input <br> capacitance | Guaranteed by design |  | 10 | 15 | pF |

Table 52. DO timing

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| B.026 | tr DO | DO rise time | $C L=50 \mathrm{pF} ;$ ILOAD $=-1 \mathrm{~mA}$ | - |  | $25^{(1)}$ | ns |
| B.027 | tf DO | DO fall time | $\mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF} ;$ ILOAD $=+1 \mathrm{~mA}$ | - |  | $25^{(1)}$ | ns |

Table 52. DO timing (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B. 028 | ten DO tri L | DO enable time from CSN falling edge: 3state to low level on DO | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} ; \mathrm{ILOAD}=+1 \mathrm{~mA} \text {; } \\ & \text { pull-up load to } \mathrm{V} 1 \end{aligned}$ | - | 50 | 100 | ns |
| B. 029 | tdis DO L tri | DO disable time from CSN rising edge: low level to 3-state on DO | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} ; \mathrm{ILOAD}=+1 \mathrm{~mA} \text {; } \\ & \text { pull-up load to } \mathrm{V} 1 \end{aligned}$ | - | 50 | 100 | ns |
| B. 030 | ten DO tri H | DO enable time from CSN falling edge: <br> 3-state to high level on DO | $\begin{aligned} & \mathrm{CL}=50 \mathrm{pF} \text {; } \mathrm{LLOAD}=+1 \mathrm{~mA} \text {; } \\ & \text { pull-up load to } \mathrm{V} 1 \end{aligned}$ | - | 50 | 100 | ns |
| B. 031 | tdis DO H tri | From CSN rising with DO at high level to 3states measured at 0.3 V1 | $C L=50 \mathrm{pF} ; \mathrm{ILOAD}=-1 \mathrm{~mA} ;$ pull-down load to GND | - | 50 | 100 | ns |
| B. 032 | td DO | DO delay time | $\begin{array}{\|l} \hline V D O<0.3 \mathrm{~V} 1 ; \\ V_{D O}>0.7 \mathrm{~V} 1 ; C_{L}=50 \mathrm{pF} \end{array}$ | - | 30 | 60 | ns |

1. Guaranteed by design.

Note: $\quad$ See Figure 15: SPI output timing.
Table 53. CSN timing

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| B.033 | tcsN_H,min | Minimum CSN <br> High time, active <br> mode | Transfer of SPI-command to <br> Input Register | 6 |  |  | $\mu \mathrm{~s}$ |
| B.034 | tcSNfail | CSN low timeout | Tested by scan | 20 | 35 | 50 | ms |

Note: $\quad$ See Figure 15: SPI output timing.

Figure 13. SPI - transfer timing diagram


The SPI can be driven by a microcontroller with its SPI peripheral running in following mode: $\mathrm{CPOL}=0$ and $\mathrm{CPHA}=0$. For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

Figure 14. SPI input timing


Figure 15. SPI output timing


Figure 16. SPI CSN - output timing


Figure 17. SPI - CSN high to low transition and global status bit access


### 3.4.26 Inputs TxD_C and TxD_L for Flash mode

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 18 ; \mathrm{V} 1=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$.

Table 54. Inputs: TxD_C and TxD_L for Flash mode

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| A.166 | VflashL | Input low level (VTXDC/L for <br> exit from Flash mode) | - | 6.1 | 7.25 | 8.4 | V |
| A.167 | VflashH | Input high level (VTXDC/L for <br> transition into Flash mode) | - | 7.4 | 8.4 | 9.4 | V |
| A.168 | VflashHYS | Input voltage hysteresis | - | 0.6 | 0.8 | 1.0 | V |

### 3.4.27 PWMH(1/2)A, PWMH(1/2)B and DIR inputs

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 18 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$.
DIR Input refers to the CM_DIR pin when working as a Direct Drive Input (see Section 4.22: Current monitor and direct drive input).

Table 55. Inputs PWMH1A, PWMH2A, PWMH1B, PWMH2B, DIR

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| A.169 | VIL | Input voltage low level | VSREG $=13.5 \mathrm{~V}$ | 1 |  |  | V |
| A .170 | VIH | Input voltage high level | VSREG $=13.5 \mathrm{~V}$ |  |  | 2.3 | V |
| A.171 | V IHYS | Input hysteresis | VSREG $=13.5 \mathrm{~V}$ | 0.2 |  |  | V |
| A.172 | lin | Input pull-down current | VSREG $=13.5 \mathrm{~V}$ | 5 | 30 | 60 | $\mu \mathrm{~A}$ |
| A.173 | $\mathrm{C}_{\text {in }}{ }^{(1)}$ | Input capacitance at input <br> PWMH1A, PWMH2A, <br> PWMH1B and PWMH2B | Guaranteed by design |  |  | 15 | pF |

1. Value of input capacitance is not measured in production test. Parameter guaranteed by design.

### 3.4.28 ADC characteristics

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 18 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$.

Table 56. ADC characteristics

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F. 001 | tcon | Conversion time | Tested by scan |  | 3 |  | $\mu \mathrm{s}$ |
| F. 002 | fadc | Clock frequency (see $\mathrm{f}_{\mathrm{clk} 2}$ ) | Tested by scan |  | 8 |  | MHz |

Table 56. ADC characteristics (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F. 003 | Acc | Accuracy | Voltage divider + reference ${ }^{(1)}$ | -2 |  | 2 | \% |
| F. 004 |  |  | Overall accuracy for WU input: $\mathrm{V}_{\mathrm{WU}}=22 \mathrm{~V}$ | -3 |  | 3 |  |
| F. 005 |  |  | Overall accuracy for WU input: $\mathrm{V}_{\mathrm{WU}}=18 \mathrm{~V}$ | -3.5 |  | 3.5 |  |
| F. 006 |  |  | Overall accuracy for WU input: $\mathrm{V}_{\mathrm{Wu}}=6 \mathrm{~V}$ | -4 |  | 4 |  |
| F. 007 |  |  | Overall accuracy for WU input: $\mathrm{V}_{\mathrm{WU}}=4.5 \mathrm{~V}$ | -4.6 |  | 4.6 |  |
| F. 008 | IEII | Integral linearity error |  |  | 4 | 6 | LSB |
| F. 009 | IEDI | Differential linearity error |  |  | 2 | 4 | LSB |
| F. 010 | Vainvs | Conversion voltage range (Vs, Vsreg \& WU) |  | 1 |  | 22 | V |
| F. 011 | $V_{\text {aintemp }}$ | Conversion voltage range (Tcl1 ...Tcl6) |  | 0 |  | 2 | V |

1. Guaranteed by design.

### 3.4.29 Temperature diode characteristics

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 18 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Table 57. Temperature diode characteristics

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| A.174 | VTROOM 1-6 | TSENSE output <br> voltage at $25^{\circ} \mathrm{C}$ | $\mathrm{V}=12 \mathrm{~V} ; \mathrm{T}=25^{\circ} \mathrm{C}$ | - | 1.4 |  | V |
| A.175 | VTSENSE1-6 | TSENSE output <br> voltage | $\mathrm{T}=25^{\circ} \mathrm{C} ; \mathrm{T}=130^{\circ} \mathrm{C} ;$ <br> $\mathrm{T}=-40^{\circ} \mathrm{C}$ | - | -4 | $\mathrm{mV} /$ <br> K |  |

### 3.4.30 Interrupt outputs

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 18 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Table 58. Interrupt outputs

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :--- | :---: | :---: | :---: |
| A.176 | VINTL | Output low level | IINT $=+4 \mathrm{~mA}$ |  |  | 0.5 | V |
| A.177 | VINTH | Output high level | IINT $=-4 \mathrm{~mA}$ | V1 -0.5 |  |  | V |
| A.178 | IINTLK | 3-state leakage current | $0 \mathrm{~V}<$ VINT $<\mathrm{V} 1$ | -10 |  | 10 | $\mu \mathrm{~A}$ |

Table 58. Interrupt outputs (continued)

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| A.179 | tinterrupt | Interrupt pulse duration <br> (NINT,RxD_L/NINT, <br> RxD_C/NINT | Tested by scan | 56 |  | $\mu \mathrm{~s}$ |  |
| A.180 | tint_react | Interrupt reaction time | Tested by scan | 6 |  | 40 | $\mu \mathrm{~s}$ |

### 3.4.31 Timer1 and Timer2

$6 \mathrm{~V} \leq \mathrm{V}$ SREG $\leq 18 \mathrm{~V} ; \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Table 59. Timer1 and Timer2

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F.012 | ton 1 | Timer on time | Tested by scan | - | 0.1 | - | ms |
| F.013 | ton 2 | Timer on time | Tested by scan | - | 0.3 | - | ms |
| F.014 | ton 3 | Timer on time | Tested by scan | - | 1 | - | ms |
| F.015 | ton 4 | Timer on time | Tested by scan | - | 10 | - | ms |
| F.016 | ton 5 | Timer on time | Tested by scan | - | 20 | - | ms |
| F.017 | T1 | Timer period | Tested by scan | - | 10 | - | ms |
| F.018 | T2 | Timer period | Tested by scan | - | 20 | - | ms |
| F.019 | T3 | Timer period | Tested by scan | - | 50 | - | ms |
| F.020 | T4 | Timer period | Tested by scan | - | 100 | - | ms |
| F.021 | T5 | Timer period | Tested by scan | - | 200 | - | ms |
| F.022 | T6 | Timer period | Tested by scan | - | 500 | - | ms |
| F.023 | T7 | Timer period | Tested by scan | - | 1000 | - | ms |
| F.024 | T8 | Timer period | Tested by scan | - | 2000 | - | ms |

### 3.4.32 SGND loss comparator

$\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, unless otherwise specified
Table 60. SGND loss comparator

| Item | Symbol | Parameter | Test condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| A.181 | VSGNDloss | VSGND loss threshold | $\left(\right.$ V $_{\text {SGND }}-$ V $\left._{\text {PGND }}\right)$ | 200 | 420 | 650 | mV |
| A.183 | VSGNDloss_hys |  |  | 40 | 70 | 150 | mV |
| A.182 | tsGNDloss | VsGND loss filter time | Tested by scan | - | 7 | - | $\mu \mathrm{s}$ |

## 4 Application information

### 4.1 Supply $\mathrm{V}_{\mathbf{s}}, \mathrm{V}_{\text {sreg }}$

VSREG supplies voltage regulator V 1 , voltage tracker V 2 , all internal regulated voltages for analog and digital functionality, LIN, CAN, the EC control block and the P-channel high-side switch OUT15. All other high-sides, Fail Safe block and the charge pump are supplied by Vs. In case the VSREG pin is disconnected, all power outputs connected to Vs are automatically switched off.

### 4.2 Voltage Regulators

The device contains two independent and fully protected low drop voltage regulators designed for very fast transient response and do not require electrolytic output capacitors for stability.

### 4.2.1 Voltage regulator: V1

The V1 voltage regulator provides 5 V supply voltage and up to 250 mA continuous load current to supply the system microcontroller and the integrated CAN transceiver. The V1 regulator is embedded in the power management and fail-safe functionality of the device and operates according to the selected operating mode. The V1 voltage regulator is supplied by pin VsReg.

In addition, the V1 regulator supplies the devices internal loads. The voltage regulator is protected against overload and overtemperature. An external reverse current protection has to be provided by the application circuitry to prevent the input capacitor from being discharged by negative transients or low input voltage. Current limitation of the regulator ensures fast charge of external bypass capacitors. The output voltage is stable for ceramic load capacitors >220 nF.

In case the device temperature exceeds the TSD1 threshold (either cluster or grouped mode) the V 1 regulator remains on. The microcontroller has the possibility for interaction or error logging. If the chip temperature exceeds the TSD2 threshold (TSD2 > TSD1), V1 will be deactivated and all wake-up sources (CAN, LIN, WU and Timer) are disabled. After $\mathrm{t}_{\text {TSD }}$, the voltage regulator will restart automatically. If the restart fails 7 times within one minute the devices enter the Forced VBAT_Standby mode. The status bit
FORCED_SLEEP_TSD2/V1SC (SR1) is set.

### 4.2.2 Voltage regulator: V2

The voltage regulator V2 can be configured by means of the V2_CONFIG bit in the Config Reg as a classical LDO (V2_CONFIG=0, default) or as a tracker of the V1 voltage regulator; when V2 is configured as Voltage Tracker of V1, it provides a 5 V output that tracks the V1 regulator output voltage with +-20 mV accuracy with load currents up to 50 mA .
When V2 voltage regulator is configured in Tracking mode, the V1 Reset Threshold shall be configured to be the VRT1 (V1_RESET_1 = 1, V1_RESET_0 = 1 in CR2).

In both cases the V2 regulator is protected against:

- Overload
- Overtemperature
- Short-circuit (short to ground and battery supply voltage)
- Reverse biasing


### 4.2.3 Voltage Regulator Failure

The V1, and V2 regulator output voltages are monitored.
In case of a drop below the failure thresholds $\left(\mathrm{V} 1<\mathrm{V} 1\right.$ fail for $\mathrm{t}>\mathrm{tV} 1$ fail, $\mathrm{V} 2<\mathrm{V}$ 2fail ${ }^{(a)}$ for $\mathrm{t}>$ tV2fail), the failure bits V1FAIL, V2FAIL (SR 2) are latched.

### 4.2.4 Short to ground detection

At turn-on of the V1 and V2 regulators, a short-to-GND condition is detected by monitoring the regulator output voltage.

If V 1 or V 2 is below the V 1 fail ( or V 2fail ${ }^{(\mathrm{a})}$ ) threshold for $\mathrm{t}>\mathrm{t} 1$ 1short $\left(\mathrm{t}>\mathrm{tV}\right.$ 2short ${ }^{(\mathrm{b})}$ ) after turn-on, the devices will identify a short circuit condition and the related regulator will be switched off. In case of V1 short-to-GND the device enters Forced VBAT_Standby mode automatically. Bits FORCED_SLEEP_TSD2/V1SC (SR 1) and V1FAIL (SR 2) are set.
In case of a V2 short-to-GND failure the V2SC (SR 2) and V2FAIL (SR 2) bits are set.
Once the output voltage of the corresponding regulator exceeded the V 1fail ( V 2fail ${ }^{(\mathrm{a})}$ ) threshold the short-to-ground detection is disabled. In case of a short-to-ground condition, the regulator is switched off due to thermal shutdown. V1 is switched off at TSD2, V2 is switched off at TSD1

[^1]
### 4.2.5 Voltage regulator behavior

Figure 18. Voltage regulator behavior and diagnosis during supply voltage


### 4.3 Operating Modes

The devices can be operated in the following operating modes:

- Active
- LIN Flash
- CAN Flash
- V1_Standby
- VBAT_Standby
- SW-Debug


### 4.3.1 Active Mode

All functions are available and the device is controlled by SPI.

### 4.3.2 Flash Modes

To program the system microcontroller via LIN or HS CAN bus signals, the devices can be operated in LIN Flash mode or CAN Flash mode. The watchdog is disabled in these modes.

The Flash modes are entered by applying an external voltage at the respective pin:

- $\quad \mathrm{V}_{\mathrm{T} x \mathrm{DL}} \geq$ VFlashH (CAN Flash mode)
- $\quad V_{T x D C} \geq V_{\text {Flash }}$ (LIN Flash mode)

In CAN Flash mode the CAN transceiver is set in TRX READY mode (CAN_GO_TRX_RDY $=1$ ) and TRX Normal mode automatically. During CAN Flash mode, the watchdog can be deactivated by setting CR22: WD_EN $=0$. Write access to this bit is only possible during CAN Flash mode in order to prevent accidental deactivation of the watchdog. After setting WD_EN (CR 22) the CAN Flash mode can be left (VTxDL < VFlashL) and the Watchdog will remain deactivated (see Figure 19).

Figure 19. Sequence to disable/enable the watchdog in CAN Flash mode


In LIN Flash mode the maximum bitrate is increased to $100 \mathrm{kbit} / \mathrm{s}$ automatically (LIN_HS_EN $=1$ ).

A transition from Flash modes to V1_Standby or VBAT_Standby mode is not possible.
At exit from Flash modes (VTxDL < VFlashL, VTxDC < VFlashL) no NReset pulse is generated. The watchdog starts with a Long Open Window (tLw).
Note: $\quad$ Setting both $T x D \_L$ and $T x D \_C$ to high voltage levels ( $>$ VFlashH) is not allowed. Communication at the respective TxD pin is not possible.

### 4.3.3 SW-Debug Mode

The SW-Debug mode is conceived to be used during the microcontroller debugging; in this mode, all the L99DZ200G functionalities and operating modes are available and the watchdog is deactivated easing the debug of the microcontroller firmware.

The DEBUG_ACTIVE bit (SR1) indicates if the L99DZ200G is in SW-Debug mode; it is recommended that the system microcontroller reads this bit after every cold start and wake-
up events in order to ensure which is the device mode (DEBUG_ACTIVE = 1 for SW-Debug mode, DEBUG_ACTIVE $=0$ for Normal mode).

## Enter procedure

To enter in SW-Debug mode, the watchdog can be deactivated by applying at the power rising a high-level voltage (5V) on the PWMH1B input pin; this procedure shall be done before the rising edge of the NRESET pin, in order to avoid any possible constraint for the application development. The high voltage on PWMH1B pin can be achieved by tying together both the V1 and the PWMH1B signals; after a time interval $\mathbf{t}_{\mathrm{V} 1 \mathrm{R}}$ (typ. 2 ms ), once the PWMH1B signal is put low, the NRESET output rises at its highest value and the L99DZ200G is from now on in SW-Debug mode (see Figure 20: Sequence to enter in SWDebug mode).

## Exit procedure

When in SW-Debug mode, the microcontroller has the possibility to let the L99DZ200G exit from this mode by setting the DEBUG_EXIT bit in CR22.

When the L99DZ200G is in SW-Debug mode, if the DEBUG_EXIT bit is set to 1, it exits from SW-Debug mode and the watchdog starts a Long Open Window; in this case the DEBUG_EXIT bit remains fixed to 1 (even if the device is already in Normal mode) and the system microcontroller can clear it.

When the L99DZ200G is in Normal mode, setting DEBUG_EXIT bit does not produce any effect on the device.

Figure 20. Sequence to enter in SW-Debug mode


### 4.3.4 V1_Standby mode

The transition from Active mode to V1_Standby mode is controlled by SPI.
To supply the microcontroller in a low power mode, the V 1 voltage regulator remains active.
After the V1_Standby command (CSN low to high transition), the device enters V1_Standby mode immediately and the watchdog starts a Long Open Window (tLW). The watchdog is deactivated as soon as the V1 load current drops below the IcMP threshold (IV1< Icmp_fal).
The V1 load current monitoring can be deactivated by setting ICMP = 1 . In this configuration the watchdog will be deactivated upon transition into V1_Standby mode without monitoring the V1 load current.

Writing ICMP (CR 34) = 1 is only possible with the first SPI command after setting ICMP_CONFIG_EN (Config Reg) $=1$.

The ICMP_CONFIG_EN bit is reset to 0 automatically with the next SPI command.
Power outputs (except OUT15 ${ }^{(\mathrm{C})}$ ) are switched off in V1_Standby mode. OUT15 remains in the configuration programmed prior to the standby command in order to enable cyclic supply
C. This exception applies only if OUT15 is not driven with an internally generated PWM signal
of external contacts. The timer signal (Timer1 or Timer2) can be mirrored to the NINT output pin during V1_Standby mode.
CAN and LIN transmitters (TxD_L, TxD_C) are off.
Wake-up capability by CAN and LIN can be disabled by SPI. The CAN transceiver can be configured in Listen mode (TxD_C disabled, RxD_C enabled) in order to support pretended networking concepts (for details see Section 4.10.6: Pretended Networking).

### 4.3.5 Interrupt

Figure 21. NINT pins


RxD_L/NINT indicates:

- a wake-up event from V1_Standby mode (except wake-up by CAN)

RxD_L/NINT pin is pulled low for $t=$ tinterrupt.
RxD_C/NINT indicates:

- Mode transitions of the CAN transceiver according to Figure 30: CAN transceiver state diagram
- CAN communication timeout (no CAN communication for $t>$ tsilence). The CANTO flag is set. This interrupt can be masked by SPI (CR1: CANTO_IRQ_EN).
RxD_C/NINT pin is pulled low for $t=$ tinterrupt. See also Section 4.3.6: CAN wake-up signalization

NINT indicates:

- In Active mode:
$\mathrm{V}_{\text {SREG }}$ dropped below the programmed early warning threshold in Control Register 3 (VSREG < VSREG_EW_TH); feature is deactivated if VSREG_EW_TH is set to 0 V .
In V1_Standby mode
- Programmable timer interrupt; an NINT pulse is generated at the beginning of the timer on-time (Timer 1 or Timer2)
- CAN communication timeout (no CAN communication for $t>t$ silence). The CANTO flag is set. This interrupt can be masked by SPI (CR1: CANTO_IRQ_EN).
- Wake-up from V1_Standby mode by any wake-up source

NINT is pulled low for $t=$ tinterrupt
In case of increasing V1 load current during V1_Standby mode (IV1 > Icmp_ris), the device remains in standby mode and the watchdog starts with a Long Open Window. No Interrupt signal is generated.

### 4.3.6 CAN wake-up signalization

Table 61. CAN wake-up signalization

| Operating mode | Event | Mode transition | Status flag | Interrupt pin |
| :---: | :---: | :---: | :---: | :---: |
| Active | WUP ${ }^{(1)}$ | Transition to TRX_Ready | WUP(1) | RxD_C |
|  | CAN Timeout | Transition to TRX_Sleep | CANTO | $R \times D \_C^{(2)}$ |
|  | WUP ${ }^{(3)}$ | Transition into TRX_Bias | WUP | RxD_C and NINT |
| V1_Standby | WUP ${ }^{(1)}$ | Transition into Active mode; TRX_Ready | WAKE_CAN WUP ${ }^{(1)}$ | RxD_C and NINT |
|  | CAN Timeout | Transition to TRX_Sleep | CANTO | $R \times D \_C$ and NINT $^{(2)}$ |
|  | WUP ${ }^{(3)}$ | Transition into TRX_Bias | WUP | RxD_C and NINT |
| VBAT_Standby | WUP ${ }^{(1)}$ | Transition into Active mode; TRX_Ready | WAKE_CAN WUP ${ }^{(1)}$ | none |
|  | CAN Timeout | Transition to TRX_Sleep | CANTO |  |

1. $P N W \_E N=0$ :

- wake-up according ISO 11898-5:2007 (on WUP)
- Flags: WUP (device in all modes), WAKE_CAN (device wake up by CAN from Standby modes)

2. Interrupt can be disabled by SPI (CANTO_IRQ_EN).
3. PWN_EN = 1 (Pretended Networking mode)

- no wake-up
- after reception of a wake-up patter (WUP) the transceiver enters TRX Bias mode
- Flags: WUP

Note: $\quad$ See also Figure 30: CAN transceiver state diagram.

### 4.3.7 VBAT_Standby mode

The transition from Active mode to VBAT_Standby mode is initiated by an SPI command. In VBAT_Standby mode, the voltage regulators V1 and V2 (depending on configuration in CR 1), the power outputs (except OUT15 ${ }^{(\mathrm{d})}$ ) as well as LIN and CAN transmitters are switched off.

An NReset pulse is generated upon wake-up from VBAT_Standby mode.

### 4.4 Wake up from Standby Modes

A wake-up from standby mode will switch the device to active mode. This can be initiated by one or more of the following events:

[^2]Table 62. Wake-up events description

| Wake up source | Description |
| :---: | :--- |
| LIN bus activity | Can be disabled by SPI |
| CAN bus activity | Can be disabled by SPI |
| Level change of WU | Can be configured or disabled by SPI |
| IV1 >lcmp_ris | Device remains in V1_Standby mode, but watchdog is enabled (If ICMP = <br> 0). No interrupt is generated. |
| Timer Interrupt/ Wake up <br> of $\mu$ C by TIMER | Programmable by SPI: <br> V1_Standby mode: configurable timer interrupt. NINT interrupt signal is <br> generated <br> VBAT_Standby mode: device wakes up after programmable timer <br> expiration, V1 regulator is turned on and NReset signal is generated |
| SPI Access | Always active (except in VBAT_Standby mode) <br> Wake up event: CSN is low and first rising edge on CLK |
| V/ Over Voltage | Only when Generator Mode is enabled (GENERATOR_MODE_EN=1 in <br> CR22 0x16) |

To prevent the system from a deadlock condition (no wake up from standby possible) a configuration where the wake up by LIN and HS CAN are both disabled is not allowed; in this case the SPI Error Bit SPIE (Global Status Byte) is set (see Note 1 in Figure 62).

### 4.4.1 Wake up inputs

The WU input can be configured as wake-up source. The wake-up input is sensitive to any level transition (positive and negative edge) and can be configured for static or cyclic monitoring of the input voltage level.

For static contact monitoring, a filter time of $\mathrm{t}_{\text {WU }}$ stat is implemented. The filter is started when the input voltage passes the specified threshold VWU_THP or VWU_THN.

Cyclic contact monitoring allows periodical activation of the wake-up input to read the status of the external contact. The periodical activation can be configured to Timer 1 or Timer 2. The input signal is filtered with a filter time of $t_{\text {wu_cyc }}$ after a delay ( $80 \%$ of the configured Timer on-time). A Wake-up will be processed if the status has changed versus the previous cycle. The buffered output OUT15 can be used to supply the external contacts with the timer setting according to the cyclic monitoring of the wake-up input.

In standby modes, the input WU is configurable with an internal pull-up or pull-down current source according to the setup of the external contact. In Active mode the inputs have an internal pull down resistor (RwU_act) and the input status can be read by SPI. Static sense should be configured before the read operation is started in order to reflect the actual input level.

### 4.5 Functional Overview (truth table)

Table 63. Status of different functions/features vs operating modes

| Function | Comments | Operating modes |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Active mode | V1_Standby static mode (cyclic sense) | VBAT_Standby static mode (cyclic sense) |
| Voltage regulator V1 | Vout $=5 \mathrm{~V}$ | On | $\mathrm{On}{ }^{(1)}$ | Off |
| Voltage tracker V2 | Vout $=5 \mathrm{~V}$ | $\mathrm{On} / \mathrm{Off}^{(2)}$ | $\mathrm{On}^{(2)} / \mathrm{Off}$ | $\mathrm{On}^{(2)} / \mathrm{Off}$ |
| Reset generator |  | On | On | Off |
| Window watchdog | $\mathrm{V}_{1}$ monitor | On | $\begin{aligned} & \text { Off }(\text { on if IV1 }>\text { ICMP } \\ & \text { and } \operatorname{IcMP}=0) \end{aligned}$ | Off |
| Wake up |  | Off | Active ${ }^{(3)}$ | Active ${ }^{(3)}$ |
| OUT15 HS cyclic supply | Oscillatortime base | On / Off | On ${ }^{(2)} / \mathrm{Off}$ | On ${ }^{(2)} / \mathrm{Off}$ |
| LIN | LIN 2.2a | On | Off ${ }^{(4)}$ | Off ${ }^{(4)}$ |
| HS_CAN |  | On / Off ${ }^{(5)}$ | Off ${ }^{(4)}$ | Off ${ }^{(4)}$ |
| Oscillator OSC1 | 2 MHz | On | On/Off ${ }^{(6)}$ | On/Off ${ }^{(6)}$ |
| Oscillator OSC2 | 32 MHz | ON | Off | Off |
| VsREG-Monitor |  | On | (7) | (7) |
| Vs-Monitor |  | On | Off | Off |
| H Bridge Gate Driver, EC control, bridge drivers, heater driver, all high-side drivers (except OUT15) supplied by Vs |  | $\mathrm{On} / \mathrm{Off}{ }^{(2)}$ | Off ${ }^{(8)}$ | Off |
| Fail-safe low-side switches |  | $\mathrm{On} / \mathrm{Off}^{(9)}$ | On | On |
| Short circuit protection for fail-safe low-side switches (in case LS is switched on) |  | On | On | On |
| OUT15 (P-channel HS) supplied by Vsreg |  | $\mathrm{On} / \mathrm{Off}{ }^{(2)}$ | $\mathrm{On} / \mathrm{Off}{ }^{(2)(9)}$ | $\mathrm{On} / \mathrm{Off}{ }^{(2)(9)}$ |
| Charge pump |  | On | Off | Off |
| ADC (SPI read out and VsREg early warning interrupt) |  | On | Off | Off |
| Thermal shutdown TSD2 |  | On | On | Off |
| Thermal shutdown TSD1x for OUT15 (P-channel HS) |  | On | $\mathrm{On} / \mathrm{Off}^{(2)}$ | $\mathrm{On} / \mathrm{Off}{ }^{(2)}$ |

1. Supply the processor in low current mode.
2. According to SPI setting and DIR.
3. Unless disabled by SPI.
4. The bus state is internally stored when going to standby mode. A change of bus state will lead to a wake-up after exceeding of internal filter time (if wake-up by LIN or CAN is not disabled by SPI).
5. After power-on, the HS CAN transceiver is in CAN_TRX_SLEEP mode. It is activated by SPI command (CAN_GO_TRX_RDY=1).
6. ON, if cyclic sense is enabled or during wake-up request.
7. Cyclic activation = pulsed ON during cyclic sense.
8. In V1_Standby and VBAT_Standby modes OUT15 is ON only if it is not driven with an internally generated PWM signal.
9. ON in Fail-Safe mode; if standby mode is entered with active Fail-safe mode the output remains ON in standby mode.

Figure 22. Main operating modes


### 4.6 Configurable Window Watchdog

During normal operation, the watchdog monitors the microcontroller within a programmable trigger cycle.

After power-on or standby mode, the watchdog is started with a timeout (Long Open Window tLw). The timeout allows the microcontroller to run its own setup and then to start the window watchdog by setting TRIG (CR1, Config Reg ${ }^{(\mathrm{e})}$ ) $=1$. Subsequently, the microcontroller has to

[^3]serve the watchdog by alternating the watchdog trigger bit TRIG (CR1, Config Reg ${ }^{(\mathrm{e})}$ ) within the safe trigger area Tswx.

The trigger time is configurable by SPI. A correct watchdog trigger signal will immediately start the next cycle. After 8 watchdog failures in sequence, the V1 regulator is switched off for tV10FF. After 7 additional watchdog failures the V1 regulator is turned off permanently and the device goes into Forced VBAT_Standby mode. The status bit FORCED_SLEEP_WD (SR 1 ) is set. A wake-up is possible by any activated wake-up source.
After wake-up from Forced VBAT_Standby mode and the watchdog trigger still fails, the device enters Forced VBAT_Standby mode again after one Long Open Window.

This actually produces an additional watchdog failure but the watchdog fail counter will remain at maximum value of 15 failures.

This sequence is repeated until a valid watchdog trigger event is performed by writing TRIG $=1$. In case of a Watchdog failure, the power outputs and V2 are switched off and the status bit WDFAIL (SR1) is set to 1. A reset pulse is generated at NReset output and the device enters Fail-safe mode. Control registers are set to their Fail Safe values and the Fail-safe low-side switches are turned on. Please refer to Section 4.7: Fail Safe Mode for more details.

The following diagrams illustrate the Watchdog behavior of the devices. The diagrams are split into 3 parts. The first diagram shows the functional behavior of the watchdog without any error. The second diagram covers the behavior covering all the error conditions, which can affect the watchdog behavior. Figure 25: Watchdog in Flash mode shows the transition in and out of Flash modes. Watchdog in normal operating mode (no errors)Figure 23: Watchdog in normal operating mode (no errors), Figure 24: Watchdog with error conditions and Figure 25: Watchdog in Flash mode can be overlapped to get all the possible state transitions under all circumstances. For a better readability, they were split in normal operating, operating with errors and Flash mode.

Figure 23. Watchdog in normal operating mode (no errors)


Figure 24. Watchdog with error conditions


Figure 25. Watchdog in Flash mode


Note: $\quad$ Whenever the device is operated without servicing the mandatory watchdog trigger events, a sequence of 15 consecutive reset events is performed and the device enters the Forced VBAT_Standby mode with bit FORCED_SLEEP_WD in SR1 set. If the device is woken up after such a forced VBAT_Standby condition and the watchdog is still not serviced, the device, after one long open watchdog window will re-enter the same Forced VBAT_Standby mode until the next wake up event. In this case, an additional watchdog failure is generated, but the fail counter is not cleared, keeping the maximum number of 15 failures. This sequence is repeated until a valid watchdog trigger event is performed by writing TRIG $=1$.

### 4.6.1 Change Watchdog timing

The watchdog trigger time is configured by setting WD_TIME_x (CR 2). Writing to these bits is possible only using the first SPI command after setting WD_CONFIG_EN = 1 (Config Reg). The WD_CONFIG_EN bit is reset to 0 automatically with the next SPI command.

### 4.7 Fail Safe Mode

### 4.7.1 Temporary Failures

The devices enter Fail-safe mode in case of:

- Watchdog failure
- $\quad \mathrm{V} 1$ failure (V1 < VRTxfalling for t > tV1FS)
- Thermal Shutdown TSD2

The Fail Safe functionality is also available in V1_Standby mode. During V1_Standby mode the Fail Safe mode is entered in the following cases:

- $\quad$ V1 failure (V1 < VRTxfalling for t > tV1FS)
- Watchdog failure (if watchdog still running due to IV1 > Icmp_fal)
- Thermal Shutdown TSD2

In Fail Safe mode the devices return to a fail safe state. The Fail Safe condition is indicated to the system in the Global Status Byte. The conditions during Fail Safe mode are:

- All outputs beside LSA_FSO and LSB_FSO are turned off
- All Control Registers are set to fail safe default values except the GEN_MODE_EN
- Write operations to Control Registers are blocked until the Fail Safe condition is cleared. The following bits are not WRITE protected:
- TRIG (CR1<bit 0>, Config Register <bit 0>): watchdog trigger bit
- V2_x (CR1<bit 4:5>): Voltage Regulator V2 control
- CAN_GO_TRX_RDY (CR1<bit 8>): activation of CAN bus biasing
- CR2 (bit <8:23>): Timer1 and Timer2 settings
- OUT15_x (CR6<bit 8:11>): OUT15 configuration
- PWMx_freq_y (CR12): PWM frequency configuration
- PWMx_DC_y (CR13 - CR16): PWM duty cycle configuration
- LIN and SPI remain on (transmitters are deactivated in case of thermal shutdown TSD1 (TSD1 cluster 5 or 6 in cluster mode)
- Corresponding Failure Bits in Status Registers are set
- FS Bit (Global Status Byte) is set
- LSA_FSO and LSB_FSO will be turned on
- Charge pump is switched off

If the Fail Safe mode was entered it keeps active until the Fail safe condition is removed and the Fail Safe was read by SPI. Depending on the root cause of the Fail Safe operation, the actions to exit Fail safe mode are shown in the following table.

Table 64. Temporary failures description

| Failure source | Failure condition | Diagnosis | Exit from Fail-safe mode |
| :---: | :---: | :---: | :---: |
| Microcontroller (oscillator) | Watchdog early write failure or expired window | FS (Global Status Byte) $=1$; WDFAIL (SR 1) =1; WDFAIL_CNT_x (SR 1) = $\mathrm{n}+1$ | TRIG (CR 1) = 1 during long open window Read\&Clear SR1 |
| V1 | Undervoltage | $\begin{aligned} & \text { FS (Global Status Byte) =1; V1UV } \\ & (\text { SR 1 })=1 ; \text { V1fail }(S R 2)=1(1) \end{aligned}$ | V1 >VRTrising; Read\&Clear SR1 |
| Temperature | $\mathrm{T}_{\mathrm{j}}>\mathrm{TsD2}$ | $\begin{aligned} & \text { FS (Global Status Byte) = 1; TW } \\ & (\text { SR 2) = 1; } \\ & \text { TSD1 (SR 1) =1; } \\ & \text { TSD2 (SR 1) =1 } \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{j}}<\mathrm{TsD2;} \\ & \text { Read\&Clear SR1 } \end{aligned}$ |

1. If $\mathrm{V} 1<\mathrm{V} 1$ fail (for $\mathrm{t}>\mathrm{t} \mathrm{V}$ fail). The Fail-safe Bit is located in the Global Status Register.

### 4.7.2 Non-recoverable failures - forced VBAT_Standby mode

If the Fail-safe condition persists and all attempts to return to normal system operation fail, the devices enter the forced VBAT_Standby mode in order to prevent damage to the system. The forced VBAT_Standby mode can be terminated by any wake-up source (HS-CAN as well as LIN and WU pin). The root cause of the forced VBAT_Standby mode is indicated in the SPI Status Registers. In forced VBAT_standby mode and with Fail Safe conditions still present at wake-up, the Fails safe low side outputs LSy_FSO ( $\mathrm{y}=\mathrm{A}, \mathrm{B}$ ) are switched OFF for $25 \mu \mathrm{~s}$ after the wake up event.

In Forced VBAT_Standby mode, all Control Registers are set to power-on default values.
The Forced VBAT_Standby mode is entered in case of:

- Multiple watchdog failures: FORCED_SLEEP_WD (SR 1) = 1 ( 15 x watchdog failure)
- Multiple thermal shutdown 2: FORCED_SLEEP_TSD2/V1SC (SR 1) = 1 ( $7 \times$ TSD2)
- $\quad \mathrm{V} 1$ short at turn-on ( $\mathrm{V} 1<\mathrm{V} 1$ fail for $\mathrm{t}>\mathrm{t}$ 1 short) : FORCED_SLEEP_TSD2/V1SC (SR 1) $=1$
- $\quad$ SGND Loss: $\operatorname{SGND}$ _LOSS (SR 1) = 1

Table 65. Non-recoverable failure

| Failure source | Failure condition | Diagnosis | Exit from Fail-safe mode |
| :---: | :---: | :---: | :---: |
| Microcontroller (Oscillator) | 15 consecutive Watchdog Failures | FS (Global Status Byte) = 1; <br> WDFAIL (SR 1) = 1; <br> FORCED_SLEEP_WD (SR 1 ) = 1 | Wake-up; <br> TRIG (CR 1 ) $=1$ during long open window; <br> Read\&Clear SR1 |
| V1 | Short at turn-on | ```FS (Global Status Byte) = 1; FORCED_SLEEP_TSD2/V1SC (SR 1) = 1``` | Wake-up; Read\&Clear SR1 |
| Temperature | 7 times TSD2 | ```FS (Global Status Byte)=1; TW (SR 2) = 1; TSD1 (SR 1) = 1; TSD2 (SR 1) = 1; FORCED_SLEEP_TSD2/V1SC (SR 1) = 1``` | Wake-up; Read\&Clear SR1 |
| SGND Loss | Ground Loss at pin SGND | FS (Global Status Byte) $=1$; SGND_LOSS (SR 1) = 1 | Wake-up; Read\&Clear SR1 |

In Forced VBAT_Standby mode:

- when Vs OV is detected, in case of non recoverable conditions (WD, TSD2, V1 short or SGND loss ), the device will stay in Temporary Fail Safe state;
- during this state ( VSOV + failure conditions ), diagnosis will be set (FS, WDFAIL or TW, TSD1, TSD2 or FORCED_SLEEP_TSD2/VS1SC or SGND_LOSS ) even if the device is not in Forced VBAT_Standby mode;
- as soon Vs OV disappears, the device will enter in Forced VBAT_Standby mode.


### 4.8 Reset output (NReset)

Figure 26. NReset pin


If V1 is turned on and the voltage exceeds the V1 reset threshold, the reset output NReset is pulled up to V1 by an internal pull-up resistor after a reset delay time (tV1R). This is necessary for a defined start of the microcontroller when the application is switched on.

Since the NReset output is realized as an open drain output it is also possible to connect that, instead of the 5V_1, to an external voltage source (it has to be compatible with a 5 V rail). As soon as the NReset is released by the devices the watchdog starts with a long open window.
A reset pulse is generated in case of:

- V1 drops below VRTxfalling (configurable by SPI ) for $\mathrm{t}>$ tUV1
- Watchdog failure

After turn ON of the V1 regulator (VSREG Power-on or wake-up from VBAT_Standby mode), NReset is kept low for tv1r in order to keep the $u C$ in reset until supply voltage is stable.

### 4.9 LIN Bus Interface

Figure 27. RxD_L pin


### 4.9.1 Features

- LIN 2.2a compliant (SAEJ2602 compatible) transceiver
- LIN Cell has been designed according to "Hardware requirements for transceivers (version 1.3)"
- Bit rate up to $20 \mathrm{kbit} / \mathrm{s}$
- Designed according to SAE J2962-1 (July 2019)
- Dedicated LIN Flash mode with bit rate up to 100 kbit/s
- GND disconnection fail safe at module level
- Off mode: does not disturb network
- GND shift operation at system level
- Microcontroller Interface with CMOS-compatible I/O pins
- Internal pull-up resistor
- Receive-only mode
- ESD and transient immunity according to ISO7637 and EN / IEC61000-4-2
- Matched output slopes and propagation delay
- Wake-up behavior according to LIN2.2a and Hardware Requirements for LIN, CAN and Flexray Interfaces (version 1.3)
At VSREG > VPOR (i.e. VSREG power-on reset threshold), the LIN transceiver is enabled. The LIN transmitter is disabled in case of the following errors:
- Dominant TxD_L time out
- LIN permanent recessive
- Thermal shutdown 1
- VSREG overvoltage/ undervoltage

The LIN receiver is not disabled in case of any failure condition.

The default bit rate of the transceiver allows communication up to $20 \mathrm{kbit} / \mathrm{s}$. To enable fast flashing via the LIN bus, the transceiver can be operated in high speed mode by setting bit LIN_HS_EN (Config Reg) $=1$. This feature is enabled automatically in LIN Flash mode.

### 4.9.2 Error Handling

The devices LIN transceiver provides the following 3 error handling features.

## Dominant TxD_L time out

If TXD_L is in dominant state (low) for $t>\operatorname{tdom}(T X D L)$ the transmitter will be disabled, the status bit LIN_TXD_DOM (SR 2) will be set.

The transmitter remains disabled until the status bit is cleared.
The TxD dominant timeout detection can be disabled via SPI (LIN_TXD_TOUT_EN = 0).

## Permanent recessive

If TXD_L changes to dominant (low) state but RXD_L signal does not follow within t < tLIN the transmitter will be disabled, the status bit LIN_PERM_REC (SR 2) will be set.
The transmitter remains disabled until the status bit is cleared.

## Permanent dominant

If the bus state is dominant (low) for $t>t_{\text {dom(bus) }}$ a bus permanent dominant failure will be detected. The status bit LIN_PERM_DOM (SR 2) will be set.

The transmitter will not be disabled.

### 4.9.3 Wake up from Standby Modes

In low power modes (V1_Standby mode and VBAT_Standby mode) the devices can receive two types of wake up signals from the LIN bus (configurable by SPI bit LIN_WU_CONFIG (Config Reg)):

- Recessive-Dominant-recessive pattern with $t>$ tdom_LIN (default, according to LIN 2.2a)
- $\quad$ State Change recessive-to-dominant or dominant-to-recessive (according to LIN 2.1)


## Pattern Wake-up (default)

Figure 28. Wake-up behavior according to LIN 2.2a


## Status change wake-up - Recessive-to-dominant

Normal wake-up can occur when the LIN transceiver was set in standby mode while LIN was in recessive (high) state. A dominant level at LIN for $t>$ tLINBUS, will switch the devices in Active mode.

## Status change wake-up - Dominant-to-recessive

If the LIN transceiver was set in standby mode while LIN was in dominant (low) state, recessive level at LIN for $\mathrm{t}>$ tLINBUS, will switch the devices in Active mode.

### 4.9.4 Receive-only mode

The LIN transmitter can be disabled in Active mode by setting the bit LIN_REC_ONLY (CR2). In this mode it is possible to listen to the bus but not sending to it.

### 4.10 High-speed CAN bus transceiver

Figure 29. RxD_C pin


### 4.10.1 Features

- ISO 11898-2:2003 and ISO 11898-5:2007 compliant
- CAN High Speed Transceiver Conformance Test according to «Interoperability test specification for high-speed CAN transceiver or equivalent devices IOPT.CAN v02d00»
- HS-CAN cell has been designed according to "Hardware requirements for transceivers (version 1.3)"
- Supports pretended networking
- Listen mode (transmitter disabled)
- Enhanced Voltage Biasing according to ISO 11898-6:2013
- SAE J2284 compliant
- Bit rate up to $1 \mathrm{Mbit} / \mathrm{s}$
- Designed according to SAE J2962-2 (July 2019)
- Function range from -27 V to +40 V DC at CAN pins.
- GND disconnection fail safe at module level.
- GND shift operation at system level.
- Microcontroller Interface with CMOS compatible I/O pins.
- ESD and transient immunity according to ISO7637 and EN / IEC61000-4-2
- Matched output slopes and propagation delay


### 4.10.2 CAN Transceiver operating modes

Figure 30. CAN transceiver state diagram


## TRX Ready State

In this state the bus-biasing is on.
The transmitter and receiver can be configured by SPI (RXEN, TXEN) as follows:

- TRX Standby (default): transmitter and receiver disabled
- TRX Listen: transmitter disabled, receiver enabled
- TRX Normal: transmitter enabled, receiver enabled


## TRX BIAS State

In this transceiver state the bus biasing is on and the Automatic Voltage Biasing is active (i.e. transceiver enters TRX_Sleep at $\mathrm{t}>$ tsilence and turns off the biasing).

The CAN transmitter is disabled. The receiver can be configured by SPI (RXEN) as follows:

- TRX Standby (default): receiver disabled
- TRX Listen: receiver enabled

The CAN receiver is capable of detecting a wake-up pattern (WUP). In V1_Standby mode and Active mode, a wake-up is indicated to the micro-controller by an interrupt signal and the transceiver enters TRX_Ready State (receiver and transmitter according to setting of TXEN and RXEN). After serving the interrupt, the microcontroller can enable the receiver and transmitter by setting TXEN $=1$ and RXEN $=1$.

## TRX SLEEP State

After Power-on the CAN transceiver enters TRX_Sleep state. In this state, the CAN transceiver is disabled and the biasing is turned off. Transmitter and receiver are disabled (TRX_Standby state). After the detection of CAN communication (WUP), an interrupt signal is generated and the transceiver enters TRX_Ready state (if PNWEN = 0) or TRX_BIAS state (if PNWEN = 1). Receiver and transmitter are configured according to setting of TXEN and RXEN.

TRX_Sleep state is entered automatically after a CAN communication timeout (see Section 4.10.3: Automatic Voltage Biasing).

### 4.10.3 Automatic Voltage Biasing

The Automatic Voltage Biasing is described in ISO 11898-6:2013. This feature is active in all transceiver low-power modes independent of the SBC operating modes.

If there has been no activity on the bus for longer than $\mathrm{t}_{\text {silence }}$, the bus lines are biased towards 0 V via the receiver input resistors Rin. If wake-up activity on the bus lines is detected (Wake-up pattern, WUP), the bus lines are biased to VcanHrec respectively Vcanlrec via the internal receiver input resistors Rin. The biasing is activated not later than $t_{\text {Bias }}$.

### 4.10.4 Wake up by CAN

The device supports only the wake-up by any bus activity according to ISO 11898-2:2003/5:2007.

The default setting for the wake up behavior after Power-on reset is the wake-up by regular communication on the CAN bus according to ISO 11898-5:2007. When the CAN transceiver is in a low power mode (TRX_BIAS or TRX_Sleep) the device can be woken up by sending 2 consecutive dominant bits separated by a recessive bit.

A wake-up can be detected if the CAN transceiver was set in standby mode while the CAN bus was in recessive (high) state or dominant (low) state (see Figure 31).

Figure 31. CAN wake up capabilities


For details, see Figure 30.

### 4.10.5 CAN looping

If CAN_LOOP_EN (CR 2) is set the TxD_C input is mapped directly to the RxD_C pin. This mode can be used in combination with the CAN Receive-only mode, to run diagnosis for the CAN protocol handler of the microcontroller.

### 4.10.6 Pretended Networking

To support pretended networking concepts, the devices can be configured as follows:

- V1_Standby mode or Active mode (if watchdog is required)
- $\quad$ Pretended Networking enabled (PNW_EN (CR 2) = 1)

In this configuration, the microcontroller is supplied by V 1 in low current mode. The CAN Automatic Voltage Biasing is active. Upon incoming CAN messages, the biasing is turned on (TRX_BIAS State) and an interrupt is generated. If the device is in V1_Standby mode it remains in this mode.

The incoming CAN frames are passed to the microcontroller via the RxD_C signal line for decoding.

### 4.10.7 CAN Error Handling

The devices provide the following four error handling features. After Power-on Reset (Vs > VPOR) the CAN transceiver is disabled. The transceiver is enabled by setting CAN_GO_TRX_RDY (CR 1) = 1. The CAN transmitter will be disabled automatically in case of the following errors:

- Dominant TxD_C time out
- CAN permanent recessive
- RxD_C permanent recessive
- Thermal Shutdown 1

The CAN receiver is not disabled in case of any failure condition.

## Dominant TxD_C time out

If TXD_C is in dominant state (low) for $\mathrm{t}>\mathrm{tdom}$ (TxDC) the transmitter will be disabled, CAN_TXD_DOM (SR 2) will be latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

## CAN Permanent Recessive

If TXD_C changes to dominant (low) state but CAN bus does not follow for 4 times, the transmitter will be disabled, CAN_PERM_REC (SR 2) will be latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

## CAN Permanent Dominant

If the bus state is dominant (low) for t > tcAN a permanent dominant status will be detected. CAN_PERM_DOM (SR 2) will be latched and can be read and optionally cleared by SPI. The transmitter will not be disabled.

## RxD_C Permanent Recessive

If $R x D \_C$ pin is clamped to recessive (high) state, the controller is not able to recognize a bus dominant state and could start messages at any time, which results in disturbing the overall bus communication. Therefore, if RXD_C does not follow TXD_C for 4 times the transmitter will be disabled. CAN_RXD_REC (SR 2) will be latched and can be read and optionally cleared by SPI. The transmitter remains disabled until the status register is cleared.

### 4.11 Serial Peripheral Interface (ST SPI Standard)

A 32-bit SPI is used for bi-directional communication with the microcontroller.
The SPI is driven by a microcontroller with its SPI peripheral running in the following mode: $\mathrm{CPOL}=0$ and $\mathrm{CPHA}=0$. For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

This device is not limited to microcontroller with a built-in SPI. Only three CMOS-compatible output pins and one input pin are needed to communicate with the device. A fault condition can be detected by setting CSN to low. If CSN = 0, the DO-Pin reflects the global error flag (fault condition) of the device.

- Chip Select Not (CSN)

The input Pin is used to select the serial interface of this device. When CSN is high, the output Pin (DO) is in high impedance state. A low signal activates the output driver and a serial communication can be started.
The state during CSN $=0$ is called a communication frame.
If CSN = low for $\mathrm{t}>\mathrm{t}_{\text {CSNfail }}$ the DO output is switched to high impedance in order to not block the signal line for other SPI nodes.

- $\quad$ Serial Data In (DI)

The input Pin is used to transfer data serial into the device. The data applied to the DI is sampled at the rising edge of the CLK signal and shifted into an internal 32-bit shift register. At the rising edge of the CSN signal the content of the shift register is transferred to Data Input Register. The writing to the selected Data Input Register is only
enabled if exactly 32 bits are transmitted within one communication frame (i.e. CSNlow). If more or less clock pulses are counted within one frame the complete frame is ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

Note: $\quad$ Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected IC's is recommended.

- Serial Data Out (DO)

The data output driver is activated by a logical low level at the CSN input and will go from high impedance to a low or high level depending on the global error flag (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN Pin will transfer the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK will shift the next bit out.

- $\quad$ Serial Clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input ( DI ) is sampled at the rising edge of the CLK and the data output (DO) will change with the falling edge of the CLK signal. The SPI can be driven with a CLK Frequency up to 4 MHz .

### 4.12 Power Supply Fail

### 4.12.1 Vs supply failure

## Vs overvoltage

If the supply voltages Vs reaches the overvoltage threshold Vsov:

- LIN remains enabled
- CAN remains enabled
- OUT1 to OUT14 are turned off (default).

The shutdown of outputs may be disabled by SPI (VS_OV_SD_EN (CR 3) = 0)

- Charge pump is disabled (and is switched on automatically in case the supply voltage recovers to normal operating voltage)
- H-bridge gate driver and heater MOSFET gate driver are switched into sink condition
- ECV is switched in high impedance state and ECDR is discharged by RECDRDIS (to ensure the gate of the external MOSFET is discharged => EC mode considered as off)
- Recovery of outputs after overvoltage condition is configurable by SPI:
- VS_LOCK_EN (CR 3) = 1: outputs are off until Read\&Clear VS_OV (SR 2).
- VS_LOCK_EN (CR 3) = 0: outputs turned on automatically after Vs overvoltage condition has recovered.
- The overvoltage bit VS_OV (SR 2) is set and can be cleared with a 'Read\&Clear' command. The overvoltage bit is reset automatically if VS_LOCK_EN (CR 3) = 0 and the overvoltage condition has recovered.


## Vs undervoltage

If the supply voltage Vs drops below the under voltage threshold voltage (VSUV):

- LIN remains enabled
- CAN remains enabled
- OUT1 to OUT14 are turned off (default).

The shutdown of outputs may be disabled by SPI (VS_UV_SD_EN $(C R 3)=0)$

- H-bridge drivers $A$ and $B$ are turned off (default). The shutdown of H-bridge drivers may be disabled by SPI (VS_UV_SD_EN (CR 3) = 0)
- Heater MOSFET gate driver is switched into sink condition
- ECV is switched in high impedance state and ECDR is discharged by RECDRDIS (to ensure the gate of the external MOSFET is discharged => EC mode considered as off)
- Recovery of outputs and H-bridge drivers after undervoltage condition is configurable by SPI:
- VS_LOCK_EN (CR 3) = 1: outputs and H-bridge drivers are off until Read\&Clear VS_UV (SR 2).
- VS_LOCK_EN (CR 3) $=0$ : outputs and H -bridge drivers turned on automatically after Vs undervoltage condition has recovered.
- $\quad$ The undervoltage bit VS_UV (SR 2) is set and can be cleared with a 'Read\&Clear' command. The undervoltage bit is removed automatically if VS_LOCK_EN (CR 3) $=0$ and the undervoltage condition has recovered.


### 4.12.2 Vsreg supply failure

## Vsreg Overvoltage

If the supply voltages VSREG reaches the overvoltage threshold $\mathrm{V}_{\text {SREG_ov: }}$

- LIN transmitter is switched to high impedance
- CAN remains enabled
- OUT15 is turned off (default).

The shutdown of outputs may be disabled by SPI (VSREG_OV_SD_EN $(C R 3)=0)$

- Recovery of outputs after overvoltage condition is configurable by SPI:
- VSREG_LOCK_EN (CR 3) = 1: outputs are off until Read\&Clear VSREG_OV (SR 2).
- VSREG_LOCK_EN (CR 3) = 0: outputs turned on automatically after VSREG overvoltage condition has recovered.
- The overvoltage bit VSREG_OV (SR 2) is set and can be cleared with a 'Read\&Clear' command. The overvoltage bit is reset automatically if VSREG_LOCK_EN (CR 3) = 0 and the overvoltage condition has recovered.


## Vsreg Undervoltage

If the supply voltage VSREG drops below the under voltage threshold voltage (VSREG_UV):

- LIN transmitter is switched to high impedance
- CAN remains enabled
- OUT15 is turned off (default).

The shutdown of outputs may be disabled by SPI (VSREG_UV_SD_EN (CR 3) = 0)

- Recovery of outputs after undervoltage condition is configurable by SPI:
- VSREG_LOCK_EN (CR 3) = 1: outputs are off until Read\&Clear VSREG_UV (SR 2).
- VSREG_LOCK_EN (CR 3) $=0$ : Outputs turned on automatically after VSREG undervoltage condition has recovered.
- The undervoltage bit VSREG_UV (SR 2) is set and can be cleared with a 'Read\&Clear' command. The undervoltage bit is removed automatically if VSREG_LOCK_EN (CR 3) $=0$ and the undervoltage condition has recovered.


### 4.13 Temperature warning and thermal shut-down

Figure 32. Thermal shutdown protection and diagnosis


Note: $\quad$ The Thermal State machine will recover the same state where it was before entering Standby mode. In case of a TSD2 it will enter TSD1 state.

### 4.14 Power Outputs OUT1... 15

The component provides a total of 4 half bridges outputs OUT1, OUT2, OUT3 and OUT6 to drive motors and 7 stand alone high-side outputs OUT7, OUT8, OUT9, OUT10, OUT13, OUT14 and OUT15 to drive e.g. LED's, bulbs or to supply contacts. All high-side outputs beside OUT15 are supplied by the pin VS and OUT15 is supplied by the buffered supply VSREG. Beside OUT15 the high-side switches can be activated only in case of running charge pump.

OUT15 can be activated also in standby modes, except if OUT15 is driven by an internally generated PWM.

All high-side and low-side outputs switch off in case of:

- Vs (VSREG) overvoltage and undervoltage (depending on configuration, see Section 4.12.2: Vsreg supply failure)
- Overcurrent (depending on configuration, auto recovery mode (see below)
- Overtemperature (TSD1x/ cluster or single mode)
- Fail safe event
- Loss of GND at SGND pin

In case of overcurrent or overtemperature (TSD1_CLx (SR 6)) condition, the drivers will switch off. The relative status bit will be latched and can be read and optionally cleared by SPI. The drivers remain off until the status is cleared. In case overvoltage/ undervoltage condition, the drivers will be switched off. The relative status bit will be latched and can be read and optionally cleared by SPI. If VSREG_LOCK_EN (CR 3) respectively VS_LOCK_EN (CR 3) are set, the drivers remain off until the status is cleared. If the VS_LOCK_EN or VSREG_LOCK_EN bit is set to 0 , the drivers will switch on automatically if the error condition disappears. Undervoltage and overvoltage shutdown can be disabled by SPI. In case of open-load condition, the relative status register will be latched. The status can be read and optionally cleared by SPI. The high and low-side outputs are not switched off in case of open-load condition.
For OUT1, OUT2, OUT3 and OUT6, OUT7, OUT8 and OUT15 the auto recovery feature (OUTx_OCR (CR 7)) can be enabled. If these bits are set to 1 the driver will automatically restart from an overload condition. This overload recovery feature is intended for loads which have an initial current higher than the overcurrent limit of the output (e.g. Inrush current of cold light bulbs). The SPI bits OUTx_OCR_ALERT (SR4) indicate that the output reached auto-recovery condition.

Note: $\quad$ The maximum voltage and current applied to the High-side Outputs is specified in the 'Absolute Maximum Ratings'. Appropriate external protection may be required in order to respect these limits under application conditions.

Each of the 7 standalone high-side driver outputs from OUT7 to OUT15 can be driven with an internally generated PWM signal, an internal Timer or through the DIR signal.
Moreover, for OUT7, OUT8 and OUT9 high-side driving LEDs, it is also available the CCM (Constant Current Mode) feature, which is configurable by SPI (CR9) and conceived to provide a constant current to the related output (see more detail in Section 4.21: Constant current mode).

Table 66: Power output settings summarizes the possible configurations for the high-side outputs.

Table 66. Power output settings

| OUTx_3 | OUTx_2 | OUTx_1 | OUTx_0 | Description |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | OFF |
| 0 | 0 | 0 | 1 | ON |
| 0 | 0 | 1 | 0 | Timer1 output is controlled by timer1; starting with ON phase <br> after timer restart |
| 0 | 0 | 1 | 1 | Timer2 output is controlled by timer2; starting with ON phase <br> after timer restart |
| 0 | 1 | 0 | 0 | PWM1 |
| 0 | 1 | 0 | 1 | PWM2 |
| 0 | 1 | 1 | 0 | PWM3 |
| 0 | 1 | 1 | 1 | PWM4 |
| 1 | 0 | 0 | 0 | PWM5 |
| 1 | 0 | 0 | 1 | PWM6 |
| 1 | 0 | 1 | 0 | PWM7 |
| 1 | 0 | 1 | 1 | Not applicable |
| 1 | 1 | 0 | 0 | Not applicable |
| 1 | 1 | 0 | 1 | Not applicable |
| 1 | 1 | 1 | 0 | DIR |
| 1 | 1 | 1 | 1 | Not applicable |

### 4.15 Auto-recovery alert and thermal expiration

The thermal expiration feature provides a robust protection against possible microcontroller malfunction, switching off a given channel if continuously driven in auto-recovery. If the temperature of the related cluster increases by more than $30^{\circ} \mathrm{C}$ after reaching the autorecovery time tAR, the channel is switched off. The thermal expiration status bit OUTx_TH_EX ${ }^{(f)}($ SR 3$)$ is set.
During auto-recovery condition, OUTx_OCR_ALERT ${ }^{(f)}$ (SR 4) is set. The Alert bit indicates that an overload condition (load in-rush, short-circuit, etc) is present.

The thermal expiration feature can be activated only in combination with Over Current Recovery (or Auto-recovery) mode, by setting to 1 both the OUTx_OCR ${ }^{(f)}$ (CR7) and the OUTx_OCR_THX_EN ${ }^{(f)}$ (CR8) bits.

[^4]Figure 33. Example of long auto-recovery on OUT7. Temperature acquisition starts after $t_{A R}$, thermal expiration occurs after $\Delta=30^{\circ}$


Figure 34. Block diagram of physical realization of AR alert and thermal expiration


### 4.16 Charge Pump

The charge pump uses two external capacitors, which are switched with fcP. The output of the charge pump has a current limitation. In standby mode and after a thermal shutdown has been triggered the charge pump is disabled. If the charge pump output voltage remains too low for longer than TCP, the power-MOS outputs and the EC-control are switched off.

The H-bridge MOSFET gate drivers and the Heater MOSFET gate driver are switched to resistive low and CP_LOW (SR 2) is set. This bit has to be cleared to reactivate the drivers. If the bit CP_LOW_CONFIG (Configuration Register 0x3F) is set to ' 1 ', CP_LOW (SR2) behaves as a 'live' bit and the outputs are re-activated automatically upon recovery of the charge pump output voltage.

In case of reaching the overvoltage shutdown threshold Vsov the charge pump is disabled and automatically restarted after Vs recovered to normal operating voltage.

Figure 35. Charge pump low filtering and start up implementation


### 4.17 Inductive Loads

Each of the half bridges is built by internally connected high-side and low-side power DMOS transistors. Due to the built-in reverse diodes of the output transistors, inductive loads can be driven at the outputs OUT1...OUT6 without external freewheeling diodes. The high-side drivers OUT7. OUT15 are intended to drive resistive loads only. Therefore only a limited energy ( $\mathrm{E}<1 \mathrm{~mJ}$ ) can be dissipated by the internal ESD-diodes in freewheeling condition. For inductive loads ( $\mathrm{L}>100 \mu \mathrm{H}$ ) an external freewheeling diode connected between GND and the corresponding output is required. The low-side driver at ECV does not have a freewheel diode built into the device.

### 4.18 Open-load detection

The open-load detection monitors the load current in each activated output stage. If the load current is below the open-load detection threshold for $t>$ toL_out the corresponding openload bit OUTx_OL_STAT (SR 5) is set in the status register.

### 4.19 Overcurrent Management: Recovery or Latch

All the embedded outputs of the L99DZ200G, from OUT1 to OUT15, come with the Over Current Detection (Latch); this feature is enabled by default and in case of overcurrent, the corresponding driver switches OFF to reduce the power dissipation and to protect the integrated circuit.

For the 7 outputs from OUT1 to OUT8 and OUT15, besides the Over Current protection feature, a mode called Over Current Recovery (OCR) or Auto Recovery is implemented.
The Over Current Recovery allows to automatically switch ON the Outputs that have been switched OFF after an Over Current detection; this method is needed when loads with startup currents higher than the Over Current limits need to be driven.

If the outputs are not configured in Over Current Recovery mode, once the load current reaches the Over Current threshold, after the time interval ( $t_{\mathrm{OCR}}$ ), the corresponding status bit in SR 3 is latched and the driver is switched OFF too; in this case the microcontroller has to Read \& Clear the according status bits in order to reactivate the corresponding output driver.

If the outputs (from OUT1 to OUT8 and OUT15) are configured in Over Current Recovery mode, once the Over Current condition is detected (i.e. the load current reaches the Over Current threshold), the corresponding driver is switched OFF and hence automatically switched ON after a certain time interval. The Over Current Recovery mode can be individually enabled for a given output, i.e. for each of the Half Bridges (OUT1, OUT2, OUT3 and OUT6) and for each of the High Side drivers (OUT7, OUT8 and OUT15) by setting the corresponding OUTx_OCR (CR7) bit.

Figure 36. Example of programmable soft start function for inductive loads and incandescent bulbs


The Activation sequence of a specific Output driver (switch OFF / switch ON) can be seen as composed by the following 3 timings:

- $t_{\text {BLK }}$
- $t_{\text {OCR }}$
- $t_{\text {OFF }}$

The $t_{B L K}$ time, has been designed to be $40 \mu \mathrm{~s}$ (typ); the $\mathrm{t}_{\mathrm{OCR}}$ time is the filter time (i.e. current needs to be above the OC threshold for $\mathrm{t}>\mathrm{t}_{\mathrm{OCR}}$ to detect an OC condition).
The $t_{\text {OFF }}$ is the time interval in which the output driver is switched OFF.

### 4.20 Overcurrent Recovery and Short-Circuit detection

Over-Current threshold (latch or auto recovery with thermal expiration) is always active. This condition is detected after a blanking time of $t_{B L K}$ and, in case of auto recovery (OUTx_OCR $=1$ for $x=1,2,3,6,7,8,15$ ), also after a filter time $t_{O C R}$, depending on

OUTxx_OCR_TON_0 (1) (where xx = HB, 7, 8, 15) settings configured in CR8. However, in case of a Short Circuit faster than $\mathrm{t}_{\mathrm{OCR}}$ or occurring during $\mathrm{t}_{\mathrm{BLK}}$, the over-current threshold could not be triggered and the device is not protected. To this aim, for all half-bridges output (OUT1-6), a Short Circuit threshold, higher than the previous one, is also available (see example in Figure 37). This condition is detected after a filter time of $\mathrm{t}_{\mathrm{FSC}}$ and is indicated by the related status bit OUTx_HS_SHORT, OUTx_LS_SHORT ( $x=1,2,3,6$ ) in SR4. In case of Short Circuit, the corresponding driver switches off in order to reduce the power dissipation and to protect the integrated circuit (see Figure 38).

Short Circuit thresholds can be disabled via SPI (OUTx_SHORT_DIS, in CR7, [12...9])
In case of short circuit detection, a global status bit FE is set (see Table 89)
For all the half bridges outputs, when the OCR is enabled, the Short Circuit detection must be enabled or the software strategy described in Figure 40 of Section 4.25 must be applied.

Figure 37. Typical working current for a motor connected to OUT1 and OUT6 in low on resistance and related over-current and short circuit thresholds


Figure 38. Triggering cases of over-current and short circuit thresholds


Red peak Current: device shutoff as per SC threshold
Black peak Current: device cycling as per auto-recovery setting

### 4.21 Constant current mode

For the OUT7, OUT8 and OUT9 high side drivers, it is available the CCM (Constant Current Mode) feature, which is conceived to provide a constant current to the related output.

The CCM feature is configurable via SPI, by setting the OUTx_CCM_EN bit ( $x=7,8,9$ ) in CR9; these bits can be set only if the related driver is in OFF state and when the CCM is enabled, the overcurrent and short circuit detection of the related output is switched OFF while its open load detection is always ON.

The CCM is automatically disabled after an expiration time $\mathrm{t}_{\mathrm{CCM} \text { timeout }}$.
The allowed sequences are:

- Set OUTx_CCM_EN bit, then turn ON the related driver by SPI or by direct input DIR (the other configurations of the OUTx_3-2-1 are ignored, see Table 102): driver starts in CCM for 10 ms , then it switches to ON mode or DIR mode and the OUTx_CCM_EN bit is automatically cleared after this 10 ms ;
- If OUTx_CCM_EN = 1, the configurations other than "OFF", "ON" or "DIR" of the OUTx3-2-1-0 (see Table 102) are ignored; in that case, the OUTx3-2-1-0 bits are kept
unchanged (at either "0000"=OFF, "0001"=ON or "1110"=DIR) and the SPI_INV_CMD bit (SR2 - 0x32) is set to 1 in order to indicate an invalid setting;
- If OUTx_CCM_EN bit is cleared by the microcontroller before timeout, then the driver is itched to ON mode or DIR mode;
- If OUTx_CCM_EN bit is set after driver has been started in ON, PWM, Timer or DIR modes, then the OUTx_CCM_EN bit is ignored (i.e. OUTx_CCM_EN = 0); in that case OUTx_CCM_EN remains ' 0 ' and the SPI_INV_CMD bit (SR2-0x32) is set to ' 1 ' in order to indicate an invalid setting.

The Short Circuit and Over Current detection are enabled in ON, PWM, timer and DIR modes, but not in Constant Current Mode.

The default value for the OUTx_CCM_EN bit is 0 , i.e. the CCM is disabled by default.
Figure 39. Constant current mode


### 4.22 Current monitor and direct drive input

The current monitor sources a current image of the power stage output current at the current monitor pin CM, which has a fixed ratio (ICMr) of the instantaneous current of the selected high-side driver. The signal at output CM is blanked for tcmb after switching on the driver until correct settlement of the circuitry. The bits CM_SELx (CR 7) define which of the outputs is multiplexed to the current monitor output CM. The current monitor output allows a more precise analysis of the actual state of the load rather than the detection of an open- load or overload condition. For example, it can be used to detect the motor state (starting, free running, stalled). The current monitor output is enabled after the current-monitor blanking time, when the selected output is switched on. If this output is off, the current monitor output is in high impedance mode.

Current monitor output pin is shared with the Direct Input Drive (DIR) and the activation of the two functionalities is obtained by changing the CM_DIR_CONF_x bit (CR7, $x=0,1$ ).

Four different modalities are identified and detailed in the following Table 67.

Table 67. Current Monitor/Direct configurations

| CM_DIR_CONF_1 | CM_DIR_CONF_0 | Description | Pin direction |
| :---: | :---: | :--- | :--- |
| 0 | 0 | CM all the time | Output |
| 0 | 1 | DIR in Standby mode and <br> CM in Active mode | Input / Output |
| 1 | 0 | DIR all the time | Input |
| 1 | 1 | OFF |  |

### 4.23 PWM-Mode of the Power-Outputs

Description seeSection 7.3: Status register overview.

### 4.24 Cross-current protection

The four half-brides of the device are cross-current protected by an internal delay time. If one driver (LS or HS) is turned off, the activation of the other driver of the same half bridge will be automatically delayed by the crosscurrent protection time. After the crosscurrent protection time is expired the slew-rate limited switch-off phase of the driver is changed to a fast turn-off phase and the opposite driver is turned-on with slew-rate limitation. Due to this behavior, it is always guaranteed that the previously activated driver is completely turned off before the opposite driver starts to conduct.

### 4.25 Programmable soft-start function to drive loads with higher

 inrush currentLoads with start-up currents higher than the overcurrent limits (e.g. inrush current of lamps, start current of motors) can be driven by using the programmable soft-start function (i.e. overcurrent recovery mode). Each driver has a corresponding overcurrent recovery bit OUTx_OCR (CR 7). If this bit is set, the device automatically switches the outputs on again after a programmable recovery time. The PWM modulated current will provide sufficient average current to power up the load (e.g. heat up the bulb) until the load reaches operating condition. The PWM frequency is defined by CR7<8:12> setting.

The device itself cannot distinguish between a real overload (e.g. short-circuit condition) and a load characterized by operation currents exceeding the over-current threshold.

Examples are non-linear loads like a light bulb used on the HS outputs or a motor used on the half bridge output with inrush and stall currents that shall be limited by the auto recovery feature.

For the bulb, a real overload condition can only be qualified by time. For overload detection the microcontroller can switch on the light bulbs by setting the overcurrent recovery bit for the first e.g. 50 ms . After clearing the recovery bit, the output will be switched off automatically if the overload condition remains.

For the half bridges the high current can be present during all motor activation and another SW strategy must be applied to identify a SC to GND or Supply. Before running the motor e.g. with a first SPI command all bridge LS are switched on (without auto recovery functionality /
cleared overcurrent recovery bit), all HS are switched off and a SC to Battery can be diagnosed. With a next SPI command, all HS are switched on (without auto recovery functionality/ cleared overcurrent recovery bit) and all LS are switched off. In this sequence, a short to GND can be diagnosed. If in both sequences no overload condition is identified, the motor can be run by switching on the relative HS and LS each configured in auto recovery mode (see Figure 40: Software strategy for half bridges before applying auto-recovery mode).
Such sequence can be applied before any motor activation to identify SC just before operating the motor (in case the delay due to the 2 additional SPI commands is not limiting the application) or in case of power up of the system respectively applied on a certain time base.

Figure 40. Software strategy for half bridges before applying auto-recovery mode


As soon as an output reaches auto-recovery condition, OUTx_OCR_ALERT (SR 4) is set. The Alert bit indicates that an overload condition (load in-rush, short-circuit, etc) is present.

### 4.26 H-bridge control

The PWMH1y, PWMH2y inputs and the DIRHy bits (DIRHA in CR10, DIRHB in CR21) control the drivers of the external H-bridge transistors ( $\mathrm{y}=\mathrm{A}, \mathrm{B}$ ); independently from the PWMH frequency ( $\mathrm{f}_{\mathrm{PWMH}}$ ) applied by the $\mu \mathrm{C}$ to control the H -bridges A and B , the PWMH On-time shall be higher than 250 ns . In Single Motor mode, bit DMy (Config Reg = 0), the motor direction can be chosen with the control bit (DIRHy), the duty cycle and frequency with the PWMH1y input. With the SPI bits SD1y (CR 10) and SDS1y (CR 10) four different
freewheeling modes（via drivers in the active cases or via diodes in the passive cases）can be selected using the high－side or the low－side transistors．

Alternatively，the external H－bridges can be driven in half bridge mode（Dual mode）．By setting the dual mode bit DMy（Config Reg）＝1，both the half－bridges of the H－bridge $y$ can be controlled independently．

Table 68．H－bridge $y(y=A, B)$ control truth table in Single mode（DMy＝0）

|  |  |  | Control bits |  |  |  |  |  |  | Failure bits |  |  |  |  | Output pins |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Nb | $\underset{\sum_{2}^{2}}{\stackrel{\lambda}{\Sigma}}$ | $\frac{\underset{N}{N}}{\sum_{\mathrm{N}}^{\mathrm{I}}}$ | $\begin{aligned} & \text { 조 } \\ & \overline{\underline{\alpha}} \end{aligned}$ | $\underset{\underset{I}{\text { T}}}{\lambda}$ | $\sum_{0}^{\lambda}$ | ત | $\begin{aligned} & \lambda \\ & \stackrel{\lambda}{\boldsymbol{s}} \\ & \stackrel{y}{n} \end{aligned}$ | ત ふ̀ | $\begin{aligned} & \text { ふ̀ } \\ & \text { ふ } \end{aligned}$ | $\begin{aligned} & 3 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { ১ } \\ & \stackrel{y}{>} \end{aligned}$ | $\begin{aligned} & 3 \\ & \vdots \\ & \gg \end{aligned}$ | か | $\begin{aligned} & \stackrel{\rightharpoonup}{\ominus} \\ & \bullet \end{aligned}$ | $\frac{\lambda}{\grave{\top}}$ | $\underset{\sim}{\text { ® }}$ | त | त |  |
| 1 | x | x | x | 0 | x | x | x | x | x | x | x | x | x | x | RL | RL | RL | RL | H－bridge y disabled |
| 2 | X | X | X | 1 | 0 | X | X | X | X | 1 | 0 | 0 | 0 | 0 | RL | RL | RL | RL | Charge pump voltage too low |
| 3 | X | X | x | 1 | 0 | x | x | X | x | 0 | x | X | X | 1 | RL | RL | RL | RL | Thermal shutdown |
| 4 | x | X | X | 1 | 0 | x | x | x | x | 0 | 1 | 0 | 0 | 0 | L | L | L | L | Overvoltage |
| 5 | X | X | x | 1 | 0 | x | x | x | x | 0 | 0 | 0 | 1 | 0 | $\underset{(1)}{L}$ | $L^{(1)}$ | $L^{(1)}$ | $L^{(1)}$ | Short－circuit ${ }^{(1)}$ |
| 6 | 1 | x | 0 | 1 | 0 | x | x | x | x | 0 | 0 | 0 | 0 | 0 | L | H | H | L | Bridge y H2／L1 on |
| 7 | 0 | X | X | 1 | 0 | 0 | 0 | X | X | 0 | 0 | 0 | 0 | 0 | L | H | L | H | Active freewheeling LS1 and LS2 on |
| 8 | 0 | X | 0 | 1 | 0 | 0 | 1 | X | X | 0 | 0 | 0 | 0 | 0 | L | H | L | L | Passive freewheeling through LS2 diode |
| 9 | 0 | X | 1 | 1 | 0 | 0 | 1 | X | X | 0 | 0 | 0 | 0 | 0 | L | L | L | H | Passive freewheeling through LS1 diode |
| 10 | 1 | X | 1 | 1 | 0 | x | X | X | X | 0 | 0 | 0 | 0 | 0 | H | L | L | H | Bridge y H1／L2 on |
| 11 | 0 | X | X | 1 | 0 | 1 | 0 | X | X | 0 | 0 | 0 | 0 | 0 | H | L | H | L | Active freewheeling HS1 and HS2 on |
| 12 | 0 | X | 0 | 1 | 0 | 1 | 1 | X | X | 0 | 0 | 0 | 0 | 0 | L | L | H | L | Passive freewheeling through HS1 diode |
| 13 | 0 | X | 1 | 1 | 0 | 1 | 1 | X | X | 0 | 0 | 0 | 0 | 0 | H | L | L | L | Passive freewheeling through HS2 diode |

1．Only the half bridge（low－side and high－side），in which one MOSFET is in short－circuit condition is switched off．Both MOSFETs of the other half bridge remain active and driven by DIRHy control bit and PWMHy pin．

Table 69．H－bridge $y(y=A, B)$ control truth table in Dual Mode $(D M y=1)$ for the $\operatorname{leg} x(x=1,2)$

|  | Control pin | Control bits |  |  |  |  | Failure bits |  |  |  |  | Output pin |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Nb |  |  | $\sum_{0}^{\lambda}$ |  | $\begin{aligned} & \text { 㐅㐅㐅㐅㐅} \\ & \text { 心 } \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{x} \\ & \stackrel{N}{\circ} \end{aligned}$ | 3 | O 3 $>$ | $\xrightarrow{3}$ | か | $\stackrel{\overline{0}}{\stackrel{0}{6}}$ |  | $\underset{\text { Ј }}{\substack{\text { 人 }}}$ |  |
| 1 | 0 | 1 | 1 | x | 0 | 0 | 0 | 0 | 0 | 0 | 0 | L | H | Active freewheeling LS |
| 2 | 1 | 1 | 1 | x | 0 | 0 | 0 | 0 | 0 | 0 | 0 | H | L | DRIVE HS |
| 3 | 0 | 1 | 1 | x | 1 | 0 | 0 | 0 | 0 | 0 | 0 | H | L | Active freewheeling HS |
| 4 | 1 | 1 | 1 | x | 1 | 0 | 0 | 0 | 0 | 0 | 0 | L | H | DRIVE LS |
| 5 | 0 | 1 | 1 | x | 0 | 1 | 0 | 0 | 0 | 0 | 0 | L | L | Passive freewheeling |
| 6 | 1 | 1 | 1 | x | 0 | 1 | 0 | 0 | 0 | 0 | 0 | H | L | DRIVE HS |
| 7 | 0 | 1 | 1 | x | 1 | 1 | 0 | 0 | 0 | 0 | 0 | L | L | Passive freewheeling |
| 8 | 1 | 1 | 1 | x | 1 | 1 | 0 | 0 | 0 | 0 | 0 | L | H | DRIVE LS |

During watchdog long－open window，the H－bridge drivers are forced off until the first valid watchdog trigger in window mode（setting TRIG $=0$ during safe window）．The Control Registers remain accessible during long open window．

## 4．27 H－Bridge Driver Slew－Rate Control

The rising and falling slope of the drivers for the external high－side Power－MOS can be slew rate controlled．If this mode is enabled the gate of the external high－side Power－MOS is driven by a current source instead of a low－impedance output driver switch as long as the drain－source voltage over this Power－MOS is below the switch threshold．The current is programmed using the bits SLEW＿x＜4：0＞（CR 10），which represent a binary number．This number is multiplied by the minimum current step．This minimum current step is the maximum source－／sink－current（IGHxrmax／IGHxfmax）divided by 31．Programming SLEW＿x $<4: 0>$ to 0 disables the slew rate control and the output is driven by the low－impedance output driver switch．

Figure 41. H-bridge GSHx slope


### 4.28 Resistive low

The resistive output mode protects the devices and the two H-bridges in the standby mode and in some failure modes (thermal shutdown TSD1 (SR 1), charge pump low CP_LOW (SR 2) and DI pin stuck at '1' SPI_INV_CMD (SR 2). When a gate driver changes into the resistive output mode due to a failure a sequence is started. In this sequence the concerning driver is switched into sink condition for $32 \mu$ s to $64 \mu$ s to ensure a fast switch-off of the H-bridge transistor. If slew rate control is enabled, the sink condition is slew-rate controlled. Afterwards the driver is switched into the resistive output mode (resistive path to source).

### 4.29 Short circuit detection / drain source monitoring

The Drain - Source voltage of each activated external MOSFET of the H -bridges A and B is monitored by comparators to detect shorts to ground or battery. If the voltage-drop over the external MOSFET exceeds the configurable threshold voltage VsCd_HB (DIAG_A_x (CR 10) for H-bridge A and DIAG_B_x (CR23) for H-bridge B) for longer $t>$ tsCd_HB the corresponding gate driver switches off the external MOSFET and the corresponding drain source monitoring flag DS_MON_x (SR 2) is set. The DSMON_x bits have to be cleared through the SPI to reactivate the gate drivers. This monitoring is only active while the corresponding gate driver is activated. If a drain-source monitor event is detected, the corresponding gate-driver remains activated for at maximum the filter time.

When the gate driver switches on, the drain-source comparator requires the specified settling time until the drain-source monitoring is valid. During this time, this drain-source
monitor event may start the filter time. The threshold voltage VsCd_HB can be programmed using the SPI bits DIAG_A_x (CR 10) or DIAG_B_x (CR 23).

Figure 42. H-bridge diagnosis


### 4.30 H-Bridge-Monitoring in Off-Mode

The drain source voltages of the two H -bridges A and B driver external transistors can be monitored, while the transistors are switched off. If either bit OL_H1L2_X or OL_H2L1_X (CR 10 for $X=A, C R 23$ for $X=B$ ) is set to 1 , while bit HEN_X (CR 1 ) $=1$, the H-drivers $X$ (A or $B$ ) enter resistive low mode and the drain-source voltages can be monitored. Since the pullup resistance is equal to the pull-down resistance on both sides of the bridge, a voltage of $2 / 3 \mathrm{Vs}$ on the pull-up high side and $1 / 3 \mathrm{Vs}$ on the low- side is expected, if they drive a lowresistive inductive load (e.g. motor). If the drain source voltage on each of these PowerMOS is less than $1 / 6 \mathrm{Vs}$, the drain-source monitor bit of the associated driver is set. The open-load filter time is toL_HB.

Figure 43. H-bridge open-load-detection (no open-load detected)


Figure 44. H-bridge open-load-detection (open-load detected)


Figure 45. H-bridge open-load-detection (short to ground detected)


Figure 46. H-bridge open-load-detection (short to Vs detected)


In this specific case the outputs of the 2 comparators are inverted to be compliant to Table 70: H -bridge monitoring in off-mode $(\mathrm{Nb}=9)$.

Table 70. H-bridge monitoring in off-mode

|  | Control bits |  |  | Failure bits |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Nb | OL H1L2 | OL H2L1 | H OLTH High | DSMON LS1 | DSMON LS2 |  |
| 1 | 0 | 0 | 0 | 0 | 0 | Drain-Source monitor <br> disabled |
| 2 | 1 | 0 | $x$ | 0 | 0 | No open-load detected |
| 3 | 1 | 0 | 0 | 0 | 1 | Open-load SH2 |
| 4 | 1 | 0 | 0 | 1 | 1 | Short to GND |

Table 70. H-bridge monitoring in off-mode (continued)

|  | Control bits |  |  | Failure bits |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Nb | OL H1L2 | OL H2L1 | H OLTH High | DSMON LS1 | DSMON LS2 |  |
| 5 | 1 | 0 | 1 | 1 | 1 | Short to VS |
| 6 | 0 | 1 | $x$ | 0 | 0 | No open-load detected |
| 7 | 0 | 1 | 0 | 1 | 0 | Open-load SH1 |
| 8 | 0 | 1 | 0 | 1 | 1 | Short to GND |
| 9 | 0 | 1 | 1 | 1 | 1 | Short to VS |

What reported in this chapter applies only to single motor H-bridge configuration; i.e. in the case one H -bridge drives only one motor.

### 4.31 Programmable cross current protection

The external Power MOSFETs transistors in H-bridge A and B (two half-bridge for each Hbridge) configuration are switched on with an additional delay time tCCP to prevent cross current in the half bridge. The cross current protection time tcCP can be programmed with the SPI bits COPT_x_A<3:0> (CR 10 for H-bridge A) or COPT_x_B <3:0> ( CR 15 for H-bridge $B)$. The timer is started when the gate driver is switched on in the device.
The PWMH module has 2 timers to configure locking time for high-side and freewheeling low-side. The programmable time tCCP-TIM1 / tCCP-TIM2 is the same. Sequence for switching in PWM mode is the following:

- HS switch off after locking tCCP-TIM1
- LS switch on after 2nd locking tcCP-TIM1

HS switch on after locking tCCP-TIM2 which starts with rising edge on PWM input.
Figure 47. PWMH cross current protection time implementation


### 4.32 Power window H-bridge safety switch off block

The two LS Switches LSA_FSO and LSB_FSO are intended to be used to switch off the gates of the two external high-side MOSFETs in the power window h-bridges ( $A$ and $B$ ) if a fatal error happens. This block must work also in case the MOSFET driver and the relative control blocks on the chip are destroyed. Therefore, it is necessary to have a complete separated safety block on the device, which has its own supply and GND connection, separated from the other supplies and GNDs. In the block, an own voltage regulator and an oscillator are implemented.

The safety block is surrounded by a GND isolation ring realized by deep trench isolation. The LS driver must work down to a lower voltage than the other circuits. The block has its own internal supply and an own oscillator for monitoring the failure signals (WWD, V1 fail, SPI fail \& Tj ) which are Manchester encoded and decoupled by high ohmic resistances. In case of fail-safe event, both LS switches LSA_FSO and LSB_FSO are switched on.

In case of entering V1_Standby mode or VBAT_Standby mode both fail safe low-side switches are switched on to minimize the current drawn by the fail-safe block (e.g. oscillator is switched off and Manchester Encoding is deactivated). Short circuit protection to Vs is active in both standby modes limiting the current to loLimit for a filter of tsCF.

After this filter time the fail-safe switches are switched off and LSx_FSO_OC (SR 3) is set. To reactivate the low-side functionality this bit has to be set back by a read and clear command. In case of Vs loss the fail-safe switches are biased by their own output voltage to turn on the low-side switches down to VOUT_max.
To allow verification of the Fail-Safe path, the low-side switches LSA_FSO and LSB_FSO can be turned on by SPI (Configuration Register 0x3F bit 4: FS_FORCED).

Figure 48. LSx_FSO: low-side driver "passively" turned on, taking supply from output pin (if main supply fails), can guarantee VLSx_FSO < VOUT_max


Figure 49. Safety concept


### 4.33 Generator mode

Generator mode allows the L99DZ200G h-bridge drivers to autonomously switch ON all the external LS MOSFETs of both h-bridges ( A and B ) when an overvoltage on the VS line is detected. Main purpose of these concurrent activations is to immediately block at the same time both the DC motors connected to the 2 external full bridges (braking function).

Generator Mode is by default enabled at the startup of the device and it is controlled by the GENERATOR_MODE_EN bit in CR22 (0x16); in case the VS OV occurs during standby modes and the generator mode is enabled, the VS_OV_WAKEUP bit in the SR1 (0x31) identifies the OV as source of the wakeup.

Generator mode works when L99DZ200G is in Active, in V1_Standby and in VBAT_Standby modes. Fail safe low side circuitry has not to be activated/connected if the Generator mode will be used

### 4.33.1 Generator Mode in Active Mode

The below reported Table 71 shows the wake UP True table for the Generator Mode when the device is in active mode:

Table 71. Wake UP for Generator Mode

| L99DZ200G Status | GENERATOR _MODE_EN | LS MOSFETs state after $\mathrm{V}_{\mathbf{S}} \mathbf{O V}$ condition | Notes |
| :---: | :---: | :---: | :---: |
| Active | 1 | ON if $\mathrm{V}_{S}>\mathrm{V}_{\text {SOV }}$ | Monitoring is done by the "Vs Monitor" |
|  |  | Controlled by the h -bridge drv if $\mathrm{V}_{\mathrm{S}}<\mathrm{V}_{\mathrm{SOV}}$ |  |
|  | 0 | Controlled by the h -bridge drv |  |

In Active Mode, Generator Mode is a live functionality, i.e. the $V$ s is continuously monitored by a " $\mathrm{V}_{\mathrm{S}}$ Monitor". In case the $\mathrm{V}_{\mathrm{S}} \mathrm{OV}$ is detected, GL1y and GL2y ( $\mathrm{y}=\mathrm{A}, \mathrm{B}$ ) are switched ON; they are switched OFF as soon as the $\mathrm{V}_{\mathrm{S}} \mathrm{OV}$ is no more detected.
When the Generator Mode is enabled (GENERATOR_MODE_EN=1), the configuration of the $h$-bridge drivers $A$ and $B$ can be changed even when the $\bar{V}_{S} O V$ is occurring. The $h-$ bridges $A$ and $B$ will recover the normal $h$-bridge drive once the $\mathrm{V}_{\mathrm{S}} \mathrm{OV}$ ends; moreover, during this $\mathrm{V}_{\mathrm{S}}$ OV situation the LS MOSFETs continues to be ON even if a TSD1 or a TSD2 or a Fail Safe event occurs.

### 4.33.2 Generator Mode in Standby Modes

In V1_Standby or in VBAT_Standby modes, a " $\mathrm{V}_{\mathrm{S}}$ OV Detector" is used to detect the occurrence of a Vs OV; in this case the thresholds are $\mathrm{V}_{\text {SOV_DET }}$ (see parameters A .185 , A. 186 and A. 187 in Table 7).

When $\mathrm{Vs}>\mathrm{V}_{\mathrm{S}}$ oVDET the device is firstly put in Active mode and then the "Vs Monitor" is activated; all this sequence lasts ( $\mathrm{t}_{\text {OVUV FILT }}+\mathrm{t}_{\text {FOV }}$ ) plus the time needed to start the oscillator at $\mathrm{V}_{\text {SOV DET }}$ threshold (around $10 \mu \mathrm{~s}$ ) plus the time needed to stabilize the reference voltage (around $10 \mu \mathrm{~s}$ ). This means that the $\mathrm{V}_{\mathrm{SOV}}$ shall be present for a minimum of $148 \mu \mathrm{~s}$ to start the braking function and set the VS_OV_WAKEUP bit (SR1).

The below reported Table 72: Wake UP for Generator Mode shows the Wake UP True table for the Generator Mode when the device is in V1_Standby or in VBAT_Standby mode:

Table 72. Wake UP for Generator Mode

| L99DZ200G Status | GENERATOR_MODE_EN | Wake UP when a <br> $\mathbf{V}_{\mathbf{S}} \mathbf{O V}$ occurs | LS MOSFETs state after $\mathbf{V}_{\mathbf{S}}$ OV <br> condition $\left(\mathbf{V}_{\mathbf{S}}>\mathbf{V}_{\mathbf{S O}}\right.$ _det $)$ | Notes |
| :--- | :---: | :---: | :---: | :--- |
| V1_Standby or <br> VBAT_Standby | 1 | Yes | OFF (1) | added <br> around $1 \mu \mathrm{~A}$ <br> conso |
|  | 0 | No | OFF |  |

1. Generator Mode wake up at Vs OverVoltage by VS OV Detector (low consumption, $1 \mu \mathrm{~A}$ )

In Standby modes:

- if the Vs OV is detected, SPI writing to enter in Standby modes will be ignored and a SPI Error will be generated; in this case the SPI_INV_CMD bit (SR2-0x32) is set to 1 in order to indicate an invalid setting;
- if the Vs OV disappears, a new SPI access will be needed to enter in Standby modes.


### 4.34 Heater MOSFET Driver

The Heater MOSFET Driver stage is controlled by control bit GH (CR 5). The driver contains two diagnosis features to indicate short-circuit in active mode (external MOSFET switched on) and open-load in off state (External MOSFET switched off).

Short circuit detection in on state is realized by monitoring the drain source voltage of the activated external MOSFET by a comparator to detect a short-circuit of SHheater to ground. If the voltage-drop over the external MOSFET exceeds the programmed threshold voltage VSCd_HE for longer than the drain-source monitor filter time tsCd_HE the gate driver switches off the external MOSFET and the corresponding drain source monitoring flag DSMON_HEAT (SR 5) is set. The drain source-monitoring bit has to be cleared by SPI to reactivate the gate driver. The drain source monitoring is only active while the gate driver is activated. If a drain source monitoring event is detected, the gate-driver remains activated for the maximum filter time. The threshold voltage can be programmed by SPI bits GH_THx (CR 10).
Open-load detection in off state is realized by monitoring the voltage difference between SHheater and GND and supplying SHheater by a pull up current source that can be controlled by SPI bit GH_OL_EN (CR 11). When no load is connected to the external MOSFET source, the voltage will be pulled to V s and in case of exceeding the threshold VoLheater for a time longer than the open-load filter time toL_He the open-load bit GH_OL (SR 5) will be set.

Figure 50. Heater MOSFET open-load and short-circuit to GND detection


Table 73. Heater MOSFET control truth table

|  | Control bit | Failure bits |  |  |  |  |  | Output pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Nb | GH ON/OFF | CP_LOW | VS_OV | VS_UV | DS | TSD1 | GHheater |  |
| 1 | x | 1 | x | x | x | x |  | Charge pump voltage too low |
| 2 | x | 0 | x | x | x | 1 | RL | Thermal shutdown |
| 3 | x | 0 | 1 | x | x | 0 | L | Overload |
| 4 | 1 | 0 | 0 | x | 1 | 0 | L | Short-circuit condition |
| 5 | x | 0 | 0 | 1 | 0 | 0 | L | Undervoltage |
| 6 | 1 | 0 | 0 | 0 | 0 | 0 | H | Heater MOSFET driver |
| 7 | 0 | 0 | 0 | 0 | 0 | 0 | L | Heater MOSFET driver |

Note: $\quad R L=$ resistive low, $L=$ active low, $H=$ active high.

### 4.35 Controller of electro-chromic glass

The voltage of an electro-chromic element connected at pin ECV can be controlled to a target value, which is set by the bits EC_x $<5: 0>$ (CR 11). Setting bit ECON (CR 11) enables this function. An on-chip differential amplifier and an external MOS source follower (with its gate connected to pin ECDR) driving the electro-chrome mirror voltage at pin ECV, form the control loop. The drain of the external MOS transistor is supplied by OUT10. A diode from pin ECV (anode) to pin ECDR (cathode) has been placed on the chip to protect the external MOS source follower. A capacitor of at least 5 nF has to be added to pin ECDR for loop-stability.

The target voltage is binary coded with a full-scale range of 1.5 V . If bit ECV_HV (Config Reg) is set to 0 , the maximum controller output voltage is clamped to 1.2 V without changing the resolution of bits EC_x<5:0>(CR 11). When programming the ECV low-side driver ECV_LS (CR 11) to on-state, the voltage at pin ECV is pulled to ground by a $1.6 \Omega$ low-side switch until the voltage at pin ECV is less than dVECVhi higher than the target voltage (fast discharge). The status of the voltage control loop is reported via SPI. Bit ECV_VHI (SR 6) is set, if the voltage at pin ECV is higher, whereas Bit ECV_VNR (SR 6) is set, if the voltage at pin ECV is lower than the target value. Both status bits are valid, if they are stable for at least the filter time tFECVNR and tFECVHI. Since OUT10 is the output of a high-side driver, it contains the same diagnose functions as the other high-side drivers (e.g. during an overcurrent detection, the control loop is switched off). In electro-chrome mode, OUT10 cannot be controlled by PWM mode. For EMS reasons, the loop capacitor at pin ECDR as well as the capacitor between ECV and GND have to be placed to the respective pins as close as possible (see Figure 51: Electro-chrome control block for details).

Pin ECDR is pulled resistively (RECDRDIS) to ground while not in electro-chrome mode. EC glass control behavior in case of failure on OUT10:
ECON (CR11) $=1$ (EC glass control enabled)

- OUT10 is turned ON
- OUT10 settings in CR5 are ignored (PWM, DIR, TIMERx)
- OUT10 settings in CR5 are recovered when ECON is set to 0 .

In case of a failure on OUT10 while ECON = 1 (overcurrent, Vs overvoltage /undervoltage, TSD1)

- OUT10 is turned OFF (regardless of VS_OV_SD_EN and VS_UV_SD_EN in CR3)
- DAC is reset: EC_x (CR11) set to '000000'
- ECDR pin is pulled to GND
- ECON (CR11) remains '1'
- ECV_LS (CR11) remains as programmed Re-start of EC control after OUT10 failure
- Read\&Clear or automatic restart (if CR3 Vs_LOCK_EN = 0)
- Write EC_x (CR11)

Figure 51. Electro-chrome control block


### 4.36 Temperature warning and shutdown

If any of the cluster (see Section 4.37) junction temperatures rises above the temperature warning threshold TW, the temperature warning flag TW (SR 2 ) is set after the temperature warning filter time tjfft and can be read via SPI. If the junction temperature increases above the temperature shutdown threshold (TSD1), the thermal shutdown bit TSD1 (SR 1) is set and the power transistors of all output stages are switched off to protect the device after the thermal shutdown filter time. The gates of the H -bridge and the heater MOSFET are discharged by the 'Resistive Low' mode. After these bits have been cleared, the output stages are reactivated. If the temperature is still above the thermal warning threshold, the thermal warning bit is set after tjftt. Once this bit is set and the temperature is above the temperature shutdown threshold, temperature shutdown is detected after tjftt and the outputs are switched off. Therefore, the minimum time after which the outputs are switched off after the bits have been cleared in case the temperature is still above the thermal shutdown threshold is twice the thermal warning/ thermal shutdown filter time tjftt.

### 4.37 Thermal clusters

In order to provide an advanced on-chip temperature control, the power outputs are grouped in six clusters with dedicated thermal sensors. The sensors are suitably located on the device (see Figure 52: Thermal clusters identification). In case the temperature of an output cluster reaches the thermal shutdown threshold, the outputs assigned to this cluster are shut down (all other outputs remain active). Each output cluster has a dedicated temperature warning and shutdown flag (SR 6) and the cluster temperature can be read out by SPI.

Hence, the thermal cluster concept allows to identify a group of outputs in which one or more channels are in overload condition.

If thermal shutdown has occurred within an output cluster, or if temperature is rising within a cluster, it may be desired to identify which of the output (s) is (are) determining the temperature increase. An additional evaluation, based on current monitoring and cluster temperature read-out, supports identification of the outputs mainly contributing to the temperature increase. The cluster temperatures are available in SR 7, SR 8 and SR 9 and can be calculated from the binary coded register value using the following formula:
Decimal code $=(350-$ Temp $) / 0.488$
Example:
$\mathrm{T}=-40^{\circ} \mathrm{C}=>$ decimal code is $799(0 \times 31 \mathrm{~F}) \mathrm{T}=25^{\circ} \mathrm{C}=>$ decimal code is 666 (0x29A)
Thermal clusters can be configured using bit TSD_CONFIG (Config Reg):

- Standard mode (default): as soon as any cluster reaches thermal threshold the device is switched off. V1 regulator remains on and is switched off reaching TSD2.
- Cluster mode: only the cluster that reaches shutdown temperature is switched off.

If Cluster Th_CL6 (global) or Cluster Th_CL5 (Voltage Regulators) reaches TSD1, the whole device is OFF (beside V1).
Note: $\quad$ Clusters related to power outputs (clusters 1 to 4, see Figure 52: Thermal clusters identification) will be managed digitally only, by means of the ADC conversion of related thermal sensors, while clusters 5 and 6 will be managed in an analog way (comparators) since ADC can be off, e.g. in V1_Standby mode. Temperature reading provided by ADC may differ from real junction temperature of a specific output due to spatial placement of thermal sensor. Such an effect is more visible during fast thermal increases of junction temperature. For some of the Power outputs, located between two different sensors, it may happen that temperature raising also affects the adjacent Cluster.

Figure 52. Thermal clusters identification


Table 74. Thermal cluster definition

| Th_CL1 | Th_CL2 | Th_CL3 | Th_CL4 | Th_CL5 | Th_CL6 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUT14+OUT15 | Mirror-x+ Mirror-y <br> + OUT8 | Folder <br> (OUT1+OUT6) | 10W driver high <br> ohmic channels | VREG 1 <br> VREG 2 | Global |
| TW \& TSD1 Both <br> digitally managed | TW \& TSD1 Both <br> digitally managed | TW \& TSD1 Both <br> digitally managed | TW \& TSD1 Both <br> digitally managed | TW digitally <br> managed TSD1 <br> \& TSD2 <br> Both analog <br> managed | TW digitally <br> managed TSD1 <br> Analog managed |

### 4.38 Vs compensation (duty cycle adjustment) module

All stand-alone HS outputs can be programmed to calculate some internal duty cycle adjustment to adapt the duty cycle to a changing supply voltage at Vs. This feature is aimed at avoiding LED brightness flickering in case of alternating supply voltage. The correction of the duty cycle is based on the following formula:

## Equation 1 Duty cycle correction

$$
\text { DutyCycle }=\frac{V_{\text {th }}-V_{\text {led }}}{V_{\text {bat }}-V_{\text {led }}} \cdot x \cdot D C_{\text {nom }}
$$

Vth = Duty cycle reference voltage: defined as 10 V
$V_{b a t}=$ Reference voltage: defined as voltage at pin VS VLED $=$ Voltage drop on the external LED

DCnom = Nominal Duty Cycle programmed by SPI<PWMx DCx $>$
To be compatible to different LED load characteristics the value for VLED can be programmed for each output by a dedicated control register OUT7_VLED ... OUT15_VLED (CR 17 to CR 20). Auto compensation features can be activated for all HS outputs each by setting OUTx_AUTOCOMP_EN (CR 17 to CR 20).
The programmed LED voltage (OUTx_VLED (CR17 to CR20)) must be lower than Vth (10 V ).

Figure 53. Block diagram Vs compensation (duty cycle adjustment) module


### 4.39 Analog digital converter

Voltage signals Vs, VSREG, VWU and TH_CL1... 6 are read out sequentially. The voltage signals are multiplexed to an ADC. The ADC is realized as a 10 Bit SAR, sampled at $\mathrm{f}_{\text {ADC }}$ frequency which is obtained dividing by 4 the main clock $\mathrm{f}_{\mathrm{clk} 2}$.

Each channel will be converted with a conversion time tcon, therefore an update of the ADC value is available every tcon * 9 . In case of $W U$ is directly connected to $V_{\text {Protected }}$ (refer to Figure 61), the input must be protected by a series resistance of typical $1 \mathrm{k} \Omega$ to sustain reverse battery condition.

Figure 54. Sequential ADC Read Out for VSREG, VS, WU and THCL1... THCL6


Note: $\quad$ As best practice, in order to release valid temperature or voltage information, it is strongly recommended to filter out sequential reading of a relevant channel (i.e. reading from 3 to 5 ADC conversions, excluding a potential outlier, and then weight the remaining data).

## 5 Serial Peripheral Interface (SPI)

A 32-bit SPI is used for bi-directional communication with the microcontroller.
The SPI is driven by a microcontroller with its SPI peripheral running in the following mode: $\mathrm{CPOL}=0$ and $\mathrm{CPHA}=0$.

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK. This device is not limited to microcontroller with a built-in SPI. Only three CMOS-compatible output Pins and one input Pin will be needed to communicate with the device. A fault condition can be detected by setting CSN to low. If $\mathrm{CSN}=0$, the DO-Pin will reflect the global error flag (fault condition) of the device.

- Chip Select Not (CSN)

The input Pin is used to select the serial interface of this device. When CSN is high, the output Pin (DO) is in high impedance state. A low signal activates the output driver and a serial communication can be started. The state during CSN $=0$ is called a communication frame. If CSN = low for $\mathrm{t}>\mathrm{t}$ tCSNfail the DO output will be switched to high impedance in order not to block the signal line for other SPI nodes.

- $\quad$ Serial Data In (DI)

The input Pin is used to transfer data serial into the device. The data applied to the DI will be sampled at the rising edge of the CLK signal and shifted into an internal 32-bit shift register. At the rising edge of the CSN signal the content of the shift register will be transferred to Data Input Register. The writing to the selected Data Input Register is only enabled if exactly 32 bits are transmitted within one communication frame (i.e. CSN low). If more or less clock pulses are counted within one frame the complete frame will be ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.
Note: $\quad$ Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected IC's is recommended.

- Serial Data Out (DO)

The data output driver is activated by a logical low level at the CSN input and will go from high impedance to a low or high level depending on the global error flag (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN Pin will transfer the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK will shift the next bit out.

- $\quad$ Serial Clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the rising edge of the CLK and the data output (DO) will change with the falling edge of the CLK signal. The SPI can be driven with a CLK frequency up to 4 MHz .

### 5.1 ST SPI 4.0

The ST-SPI is a standard used in ST Automotive ASSP devices.
This chapter describes the SPI protocol standardization. It defines a common structure of the communication frames and defines specific addresses for product and status information.

The ST-SPI allows the use of generic software to operate the devices while maintaining the required flexibility to adapt it to the individual functionality of a particular product. In addition, failsafe mechanisms are implemented to protect the communication from external influences and wrong or unwanted usage.

The devices Serial Peripheral Interface are compliant to the ST SPI Standard Rev. 4.0.

### 5.1.1 Physical Layer

Figure 55. SPI pin description


### 5.2 Signal description

- Chip Select Not (CSN)

The communication interface is de-selected, when this input signal is logically high. A falling edge on CSN enables and starts the communication while a rising edge finishes the communication and the sent command is executed when a valid frame was sent. During communication start and stop the Serial Clock (SCK) has to be logically low. The Serial Data Out (SDO) is in high impedance when CSN is high or a communication timeout was detected.

- Serial Clock (SCK)

This SCK provides the clock of the SPI. Data present at Serial Data Input (SDI) is latched on the rising edge of Serial Clock (SCK) into the internal shift registers while on the falling edge data from the internal shift registers are shifted out to Serial Data Out (SDO).

- $\quad$ Serial Data Input (SDI)

This input is used to transfer data serially into the device. Data is latched on the rising edge of Serial Clock (SCK).

- Serial Data Output (SDO)

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (SCK).

Figure 56. SDO pin


### 5.2.1 Clock and data characteristics

The ST-SPI can be driven by a microcontroller with its SPI peripheral running in the following mode:

```
CPOL = 0
CPHA = 0
```

Figure 57. SPI signal description


The communication frame starts with the falling edge of the CSN (Communication Start). SCK has to be low.

The SDI data is then latched at all the subsequent rising SCK edges into the internal shift registers. After Communication Start the SDO will leave 3-state mode and present the MSB of the data shifted out to SDO. At the subsequent SCK falling edges, data are shifted out to SDO through the internal shift registers. The communication frame is finished with the rising edge of CSN. If a valid communication took place (e.g. correct number of SCK cycles,
access to a valid address), the requested operation according to the Operating Code will be performed (Write or Clear operation).

### 5.2.2 Communication Protocol

## SDI Frame

The devices Data-In Frame consist of 32-bit (OpCode (2 bits) + Address (6 bits) + Data Byte 3 + Data Byte 2 + Data Byte 1). The first two transmitted bits (MSB, MSB-1) contain the Operation Code which represents the instruction which will be performed. The following 6 bits (MSB-2 to MSB-7) represent the address on which the operation will be performed. The subsequent bytes contain the payload.

Figure 58. SDI Frame


## Operating Code

The operating code is used to distinguish between different access modes to the registers of the slave device

Table 75. Operating Codes

| OC1 | OC0 | Description |
| :---: | :---: | :--- |
| 0 | 0 | Write Operation |
| 0 | 1 | Read Operation |
| 1 | 0 | Read \& Clear Operation |
| 1 | 1 | Read Device Information |

A Write Operation will lead to a modification of the addressed data by the payload if a write access is allowed (e.g. Control Register, valid data). Beside this a shift out of the content (data present at Communication Start) of the registers is performed.

A Read Operation shifts out the data present in the addressed register at Communication Start. The payload data will be ignored and internal data will not be modified. In addition a Burst Read can be performed.


#### Abstract

A Read \& Clear Operation will lead to a clear of addressed status bits. The bits to be cleared are defined first by address, secondly by payload bits set to ' 1 '. Beside this a shift out of the content (data present at Communication Start) of the registers is performed.

Note: $\quad$ Status registers that change status during communication could be cleared by the actual Read \& Clear Operation and are neither reported in actual communication nor in the following communications. To avoid a loss of any reported status it is recommended just clear status registers which are already reported in the previous communication (Selective Bitwise Clear).


## Advanced Operation Codes

To provide beside the separate write of all control registers and the bitwise clear of all status registers, two Advanced Operation Codes can be used to set all control registers to the default value and to clear all status registers. A 'set all control registers to default' command is performed when an OpCode '11' at address b'111111 is performed.

Note: $\quad$ Please consider that potential device specific write protected registers cannot be cleared with this command as a device Power-on-Reset is needed.

A 'clear all status registers' command is performed when an OpCode '10' at address b'111111 is performed.

## Data-In Payload

The Payload (Data Byte 1 to Data Byte 3) is the data transferred to the devices with every SPI communication. The Payload always follows the OpCode and the Address bits. For Write access the Payload represents the new data written to the addressed register. For Read \& Clear operations the Payload defines which bits of the addressed Status Register will be cleared. In case of a ' 1 ' at the corresponding bit position the bit will be cleared.

For a Read Operation the Payload is not used. For functional safety reasons it is recommended to set unused Payload to ' 0 '.

## SDO Frame

The data-out frame consists of 32-bits (GSB + Data Byte 1 to 3 ).
The first eight transmitted bits contain device related status information and are latched into the shift register at the time of the Communication Start. These 8-bits are transmitted at every SPI transaction. The subsequent bytes contain the payload data and are latched into the shift register with the eighth positive SCK edge. This could lead to an inconsistency of data between the GSB and Payload due to different shift register load times. Anyhow, no unwanted Status Register clear should appear, as status information should just be cleared with a dedicated bit clear after.

Figure 59. SDO frame


## Global Status Byte (GSB)

The bits (Bit0 to Bit4) represent a logical OR combination of bits located in the Status Registers. Therefore no direct Read \& Clear can be performed on these bits inside the GSB.

Table 76. Global Status Byte

| Bit 31 | Bit 30 | Bit 29 | Bit 28 | Bit 27 | Bit 26 | Bit 25 | Bit 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GSBN | RSTB | SPIE | PLE | FE | DE | GW | FS |

## Global Status Bit Not (GSBN)

The GSBN is a logically NOR combination of Bit 24 to Bit 30. This bit can also be used as Global Status Flag without starting a complete communication frame as it is present directly after pulling CSN low.

## Reset Bit (RSTB)

The RSTB indicates a device reset. In case this bit is set, specific internal Control Registers are set to default and kept in that state until the bit is cleared. The RSTB bit is cleared after a Read \& Clear of all the specific bits in the Status Registers which caused the reset event.

## SPI Error (SPIE)

The SPIE is a logical OR combination of errors related to a wrong SPI communication.

## Physical Layer Error (PLE)

The PLE is a logical OR combination of errors related to the LIN and HS CAN transceivers.

## Functional Error (FE)

The FE is a logical OR combination of errors coming from functional blocks (e.g. High-side overcurrent).

## Device Error (DE)

The DE is a logical OR combination of errors related to device specific blocks (e.g. VS overvoltage, overtemperature).

## Global Warning (GW)

The GW is a logical OR combination of warning flags (e.g. thermal warning).

## Fail Safe (FS)

The FS bit indicates that the device was forced into a safe state due to mistreatment or fundamental internal errors (e.g. Watchdog failure, Voltage regulator failure).

## Data-Out Payload

The Payload (Data Bytes 1 to 3 ) is the data transferred from the slave device with every SPI communication to the master device. The Payload always follows the OpCode and the address bits of the actual shifted in data (In-frame-Response).

### 5.2.3 Address Definition

Table 77. Device application access

| Operating Code |  |
| :---: | :---: |
| OC1 | OC0 |
| 0 | 0 |
| 0 | 1 |
| 1 | 0 |

Table 78. Device information read access

| Operating Code |  |  |
| :---: | :---: | :---: |
| OC1 | OC0 |  |
| 1 |  | 1 |

Table 79. RAM address range

| RAM Address | Description | Access |
| :---: | :--- | :---: |
| $3 F H$ | Configuration Register | R/W |
|  |  | R/C |
| 3 CH | Status Register 12 |  |
| $\ldots$ | $\ldots$ | R/C |
| 32 H | Status Register 2 | R/C |
| 31 H | Status Register 1 |  |
| $\ldots$ | $\ldots$ |  |

Table 79. RAM address range (continued)

| RAM Address | Description | Access |
| :---: | :--- | :---: |
| 22 H | Control Register 34 | R/W |
| 1 DH | Control Register 29 | R/W |
| $\ldots$ | $\cdots$ | R/W |
| 02 H | Control Register 2 |  |

Table 80. ROM address range

| ROM Address | Description | Access |
| :---: | :--- | :--- |
| 3 FH | <Advanced Op.> | W |
| 3 EH | <GSB Options> | R |
| $\ldots$ |  | R |
| 20 H | <SPI CPHA test> | R |
| 16 H | <WD bit pos. 3> | R |
| 15 H | <WD bit pos. 2> | R |
| 14 H | <WD bit pos. 1> | R |
| 13 H | <WD Type 2> | R |
| 12 H | <WD Type 1> | R |
| 11 H | <SPI mode> | R |
| 10 H |  | R |
| $\ldots$ | <Silicon Ver.> | R |
| 0 AH |  | R |
| $\ldots$ | <Device No.5> | R |
| 06 H | <Device No.4> | R |
| 05 H | <Device No.3> |  |
| 04 H | <Device No.2> | <Device No.1> |
| 03 H | <Device Family> |  |
| 02 H | <Company Code> |  |
| 01 H |  |  |
| 00 H |  |  |

## Information registers

The Device Information Registers can be read by using OpCode '11'. After shifting out the GSB the 8 -bit wide payload will be transmitted. By reading Device Information Registers a communication width which is minimum 16-bit plus a multiple by 8 can be used. After shifting out the GSB followed by the 8 -bit wide payload a series of ' 0 ' is shifted out at the SDO.

Table 81. Information Registers Map

| ROM <br> Address | Description | Access |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3FH | <Advanced Op.> |  |  |  |  |  |  |  |  |  |  |
| 3EH | <GSB Options> | R | $\rightarrow$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\ldots$ |  |  |  |  |  |  |  |  |  |  |  |
| 20 H | <SPI CPHA test> | R | $\rightarrow$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 16H | <WD bit pos. 4> | R | $\rightarrow$ | COH |  |  |  |  |  |  |  |
| 15H | <WD bit pos. 3> | R | $\rightarrow$ | 7FH |  |  |  |  |  |  |  |
| 14H | <WD bit pos. 2> | R | $\rightarrow$ | COH |  |  |  |  |  |  |  |
| 13H | <WD bit pos. 1> | R | $\rightarrow$ | 41H |  |  |  |  |  |  |  |
| 12H | <WD Type 2> | R | $\rightarrow$ | 91H |  |  |  |  |  |  |  |
| 11H | <WD Type 1> | R | $\rightarrow$ | 28 H |  |  |  |  |  |  |  |
| 10H | <SPI mode> | R | $\rightarrow$ | B0H |  |  |  |  |  |  |  |
| $\ldots$ |  |  | $\rightarrow$ |  |  |  |  |  |  |  |  |
| OAH | <Silicon Ver.> | R | $\rightarrow$ | major revision |  |  |  | minor revision |  |  |  |
| $\ldots$ |  |  | $\rightarrow$ |  |  |  |  |  |  |  |  |
| 06H | <Device No.5> | R |  | L99DZ200G: 00H |  |  |  |  |  |  |  |
| 05H | <Device No.4> | R | $\rightarrow$ | 4BH |  |  |  |  |  |  |  |
| 04H | <Device No.3> | R | $\rightarrow$ | 46H |  |  |  |  |  |  |  |
| 03H | <Device No.2> | R | $\rightarrow$ | 42 H |  |  |  |  |  |  |  |
| 02H | <Device No.1> | R | $\rightarrow$ | 55H |  |  |  |  |  |  |  |
| 01H | <Device Family> | R | $\rightarrow$ | 01H |  |  |  |  |  |  |  |
| 00H | <Company Code> | R | $\rightarrow$ | 00H |  |  |  |  |  |  |  |

## Device Identification Registers

These registers represent a unique signature to identify the device and silicon version.
<Company Code>: 00H (STMicroelectronics)
<Device Family>: 01H (BCD Power Management)
<Device No. 1>: 55H
<Device No. 2>: 42H
<Device No. 3>: 46H
<Device No. 4>: 4BH
<Device No. 5>: 00H

## SPI Modes

By reading out the <SPI Mode> register general information of SPI usage of the Device Application Registers can be read.

Table 82. SPI Mode Register

| Bit | 7 | Bit 6 | Bit <br> $\mathbf{5}$ | Bit 4 | Bit 3 | Bit 2 | Bit | $\mathbf{1}$ | Bit | $\mathbf{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BR |  | DL2 | $\mathrm{DL1}$ |  | DL0 | 0 | 0 | S 1 |  | S 0 |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
| 1 |  | 0 | 1 |  | 1 | 0 | 0 | 0 |  | 0 |  |
|  |  |  |  |  |  |  |  |  |  |  |  |

<SPI Mode>: BOH (Burst Mode read available, 32 bit, no data consistency check)

## SPI Burst Read

Table 83. Burst Read Bit

| Bit 7 | Description |
| :---: | :--- |
| 0 | BR not available |
| 1 | BR available |

The SPI Burst Read bit indicates if a burst read operation is implemented. The intention of a Burst Read is e.g. used to perform a device internal memory dump to the SPI Master.

The start of the Burst Read is like a normal Read Operation. The difference is, that after the SPI Data Length the CSN is not pulled high and the SCK will be continuously clocked. When the normal SCK max count is reached (SPI Data Length) the consecutive addressed data will be latched into the shift register. This procedure is performed every time when the SCK payload length is reached.

In case the automatic incremented address is not used by the device, undefined data is shifted out. An automatic address overflow is implemented when address 3FH is reached. The SPI Burst Read is limited by the CSN low timeout.

## SPI Data Length

The SPI Data Length value indicates the length of the SCK count monitor which is running for all accesses to the Device Application Registers. In case a communication frame with an SCK count not equal to the reported one will lead to a SPI Error, the data will be rejected.

Table 84. SPI Data Length

| Bit 6 | Bit 5 | Bit 4 | Description |
| :---: | :---: | :---: | :--- |
| DL2 | DL1 | DL0 |  |
| 0 | 0 | 0 | invalid |
| 0 | 0 | 1 | 16 -bit SPI |
| 0 | 1 | 0 | 24 -bit SPI |
| 0 | 1 | 1 | 32 -bit SPI |
|  | 1 | 1 | $\ldots$ |
| 1 |  | $64-$ bit SPI |  |

## Data Consistency Check (Parity/CRC)

Table 85. Data Consistency Check

| Bit 1 | Bit 0 | Description |
| :---: | :---: | :--- |
| S1 | S0 |  |
| 0 | 0 | not used |
| 0 | 1 | Parity used |
| 1 | 0 | CRC used |
| 1 | 1 | Invalid |

## Watchdog Definition

In case a watchdog is implemented the default settings can be read out via the Device Information Registers.

Table 86. WD Type/Timing

<WD Type 1>: 28H (Long Open Window: 200 ms )
<WD Type 2>: 91H (Open Window. 10 ms , Closed Window: 5 ms )
<WD Type 1> indicates the Long Open Window (timeout) which is opened at the start of the watchdog. The binary value of WT[5:0] times 5 ms indicates the typical value of the Timeout Time.
<WD Type 2> describes the default timing of the window watchdog.
The binary value of CW[2:0] times 5 ms defines the typical Closed Window time and OW[2:0] times 5 ms defines the typical Open Window time.

Figure 60. Window watchdog operation


The watchdog trigger bit location is defined by the <WD bit pos. $X>$ registers.
Table 87. WD bit position

|  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | WB1 | WB0 |  |  |  |  |  |  |
| <WD bit pos. X> | 0 | 0 | Register is not used |  |  |  |  |  |
| <WD bit pos. X> | 0 | 1 | WBA5 | WBA4 | WBA3 | WBA2 | WBA1 | WBAO |
| <WD bit pos. 1> | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| <WD bit pos. 3> | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | Defines the register addresses of the WD trigger bits |  |  |  |  |  |
| <WD bit pos. X> | 1 | 0 | WBA5 | WBA4 | WBA3 | WBA2 | WBA1 | WBAO |
|  |  |  | Defines the stop address of the address range (previous $<W D$ bit pos. $X>$ is a WB = ' 01 '). The consecutive <WD bit pos. $X>$ has to be a WB = '11' |  |  |  |  |  |
| <WD bit pos. X> | 1 | 1 | 0 | WBP 4 | WBP3 | WBP2 | WBP1 | WBPO |
| <WD bit pos. 2> | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| <WD bit pos. 4> | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| Defines the binary bit position of the WD trigger bit within the register |  |  |  |  |  |  |  |  |

<WD bit pos 1>: 41H; watchdog trigger bit located at address 01H (CR1)
$<W D$ bit pos $2>$ : COH ; watchdog trigger bit location is bit0
<WD bit pos 3>: 7FH; watchdog trigger bit located at address 3FH (Config Register)
$<W D$ bit pos $4>$ : COH ; watchdog trigger bit location is bit0

## Device Application Registers (RAM)

The Device Application Registers are all registers accessible using OpCode '00', '01' and '10'. The functions of these registers are defined in the device specification.

### 5.2.4 Protocol Failure Detection

To realize a protocol which covers certain failsafe requirements a basic set of failure detection mechanisms are implemented.

## Clock monitor

During communication (CSN low to high phase) a clock monitor counts the valid SCK clock edges. If the SCK edges do not correlate with the SPI Data Length an SPIE is reported with the next command and the actual communication is rejected.

By accessing the Device Information Registers (OpCode = '11') the Clock Monitor is set to a minimum of 16 SCK edges plus a multiple by 8 (e.g. 16, 25, 32 ...). Providing no SCK edge during a CSN low to high phase is not recognized as an SPIE. For a SPI Burst Read also the SPI Data Length plus multiple numbers of Payloads SCK edges are assumed as a valid communication.

## SCK Polarity (CPOL) check

To detect the wrong polarity access via SCK the internal Clock monitor is used. Providing first a negative edge on SCK during communication (CSN low to high phase) or a positive edge at last will lead to an SPI Error reported in the next communication and the actual data is rejected.

## SCK Phase (CPHA) check

To verify, that the SCK Phase of the SPI master is set correctly a special Device Information Register is implemented. By reading this register the data must be 55 H . In case AAH is read the CPHA setting of the SPI master is wrong and a proper communication cannot be guaranteed.

## CSN timeout

By pulling CSN low the SDO is set active and leaves its 3-state condition. To ensure communication between other SPI devices within the same bus even in case of CSN stuck at low a CSN timeout is implemented. By pulling CSN low an internal timer is started. After timer end is reached the actual communication is rejected and the SDO is set to 3-state condition.

## SDI stuck at GND

As a communication with data all-'0' and OpCode '00' on address b'000000 cannot be distinguished between a valid command and a SDI stuck at GND this communication is not
allowed. Nevertheless, in case a stuck at GND is detected the communication will be rejected and the SPIE will be set with the next communication.

## SDI stuck at HIGH

As a communication with data all-‘1' and OpCode '11' on address b'111111 cannot be distinguished between a valid command and a SDI stuck at HIGH this communication is not allowed. In case a stuck at HIGH is detected the communication will be rejected and the SPIE will be set with the next communication.

## SDO stuck @

The SDO stuck at GND and stuck at HIGH has to be detected by the SPI master. As the definition of the GSB guarantees at least one toggle, a GSB with all-0' or all -'1' reports a stuck at error.

## 6 Application

Figure 61. Typical application diagram


## $7 \quad$ SPI registers

### 7.1 Global Status Byte GSB

Table 88. Global Status Byte (GSB)

| Global Status Byte GSB |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 31 | Bit 30 | Bit 29 | Bit 28 | Bit 27 | Bit 26 | Bit 25 | Bit 24 |
| $1(R)$ | $0(R)$ | $0(R)$ | $0(R)$ | $0(R)$ | $0(R)$ | $0(R)$ | $0(R)$ |
| GSBN | RSTB | SPIE | PLE | FE | DE | GW | FS |
| Global <br> Status Bit <br> Inverted | Reset | SPI Error | Physical <br> Layer Error <br> (CAN,LIN) | Functional <br> Error | Device Error | Global <br> Warning | Fail Safe |

Table 89. Global Status Byte (GSB) description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 31 | GSBN | Global Status Bit Inverted <br> The GSBN is a logically NOR combination of GSB Bits 24 to Bit $30^{(1)}$. <br> This bit can also be used as Global Status Flag without starting a complete communication frame as it is present at SDO directly after pulling CSN low. <br> 0 : error detected ( 1 or several GSB bits from 24 to 30 are set) <br> 1: no error detected (default after Power-on) <br> Specific failures may be masked in the Configuration Register 0x3F. A masked failure will still be reported in the GSB by the related failure flag, however it is not reflected in the GSBN (bit 31). |
| 30 | RSTB | Reset <br> The RSTB indicates a device reset and it is set in case of the following events: <br> - VPOR (SR1-0x31) <br> - WDFAIL (SR1 - 0x31) <br> - V1UV (SR1 - 0x31) <br> - FORCED_SLEEP_TSD2/V1SC (SR1-0x31) <br> 0 : no reset signal has been generated (default) <br> 1: Reset signal has been generated <br> RSTB is cleared by a Read \& Clear command to all bits in Status Register 1 causing the Reset event. |
| 29 | SPIE ${ }^{(2)}$ | SPI Error Bit <br> The SPIE indicates errors related to a wrong SPI communication. <br> - SPI_INV_CMD (SR2-0x32) <br> - SPI_SCK_CNT (SR2-0x32) <br> The bit is also set in case of an SPI CSN Time-out detection <br> 0 : no error (default) <br> 1: error detected <br> SPIE is cleared by a valid SPI command. |

Table 89. Global Status Byte (GSB) description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 28 | PLE ${ }^{(2)}$ | Physical Layer Error <br> The PLE is a logical OR combination of errors related to the LIN and CAN transceivers. <br> - LIN_PERM_DOM (SR2-0x32) <br> - LIN_TXD_DOM (SR2 - 0x32) <br> - LIN_PERM_REC (SR2 - 0x32) <br> - CAN_RXD_REC (SR2 - 0x32) <br> - CAN_PERM_REC (SR2 - 0x32) <br> - CAN_PERM_DOM (SR2 - 0x32) <br> - CAN_TXD_DOM (SR2-0x32) <br> - SYSERR (SR12 - 0x3C) <br> - FDERR (SR12-0x3C) <br> 0 : no error (default) 1: error detected <br> PLE is cleared by a Read \& Clear command to all related bits in Status Registers 2 and 12. |
| 27 | FE | Functional Error Bit <br> The FE is a logical OR combination of errors coming from functional blocks. <br> - V2SC (SR2 - 0x32) <br> - DSMON_HSx_y $(x=1,2$ and $y=A, B)(S R 2-0 x 32$ and SR3 $-0 \times 33)$ <br> - DSMON_LSx_y $(x=1,2$ and $y=A, B)(S R 2-0 \times 32$ and SR3 - $0 \times 33$ ) <br> - OUTx_HS_OC_TH_EX ( $x=1,2,3,6$ ) (SR3 - 0x33) <br> - OUTx_LS_OC_TH_EX ( $x=1,2,3,6$ ) (SR3-0x33) <br> - OUTx_OC_TH_EX (x = 7, 8, 15) (SR3-0x33) <br> - OUTx_OC_STAT (x = 9, 10, 13, 14) (SR3-0x33) <br> - LSy_FSO_OC (y=a, b) (SR3-0x33) <br> - OUTx_HS_SHORT $(x=1,2,3,6)(S R 4-0 \times 34)^{(3)}$ <br> - OUTx_LS_SHORT $(x=1,2,3,6)(\text { SR4 }-0 x 34)^{(3)}$ <br> - ECV_OC (SR5 - 0x35) <br> - DSMON_HEAT (SR5-0x35) <br> - OUTx_HS_OL $(x=1,2,3,6)(\text { SR5 }-0 \times 35)^{(4)}$ <br> - OUTx_LS_OL ( $x=1,2,3,6$ ) (SR5 - 0x35) <br> - OUTx_OL_STAT (x = 7, 8, 9,10, 13, 14, 15) (SR5-0x35) <br> - GH_OL (SR5 - 0x35) <br> - ECV_OL (SR5 - 0x35) <br> 0 : no error (default) <br> 1: error detected <br> FE is cleared by a Read \& Clear command to all related bits in Status Registers 2, 3, 4, 5 |

Table 89. Global Status Byte (GSB) description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 26 | DE | Device Error Bit <br> $D E$ is a logical OR combination of global errors related to the device. <br> - VS_OV (SR2 - 0x32) <br> - VS_UV (SR2-0x32) <br> - VSREG_OV (SR2 - 0x32) <br> - VSREG_UV (SR2 - 0x32) <br> - CP_LOW (SR2 - 0x32) <br> - TSD1_CLx (SR6 - 0x36) <br> 0 : no error (default) <br> 1: error detected <br> DE is cleared by a Read \& Clear command to all related bits in Status Registers 2 and 6 |
| 25 | GW( ${ }^{(2)}$ | Global Warning Bit <br> GW is a logical OR combination of warning flags. Warning bits do not lead to any device state change or switch off of functions. <br> - VSREG_EW (SR2-0x32) <br> - V1_FAIL (SR2 - 0x32) <br> - V2_FAIL (SR2 - 0x32) <br> - CAN_SUP_LOW (SR2-0x32) <br> - TW (3) (SR2 - 0x32) <br> - SPI_INV_CMD (SR2-0x32) <br> - SPI_SCK_CNT (SR2-0x32) <br> 0 : no error (default) <br> 1: error detected <br> GW is cleared by a Read \& Clear command to all related bits in Status Register 2. |
| 24 | FS | Fail Safe <br> The FS bit indicates the device was forced into a safe state due to the following failure conditions: <br> - WDFAIL (SR1 - 0x31) <br> - V1UV (SR1 - 0x31) <br> - TSD2 (SR1-0x31) <br> - FORCED_SLEEP_TSD/V1SC (SR1 - 0x31) or SGND_LOSS (SR1 - 0x31) <br> All Control Registers are set to default <br> Control Registers are blocked for WRITE access except the following bits: <br> - TRIG (CR1 - 0x01) <br> - V2_0 (CR1 - 0x01) <br> - V2_1 (CR1 - 0x01) <br> - GoTRXRDY (CR1-0x01) <br> - Timer settings (bits 8...23) (CR2 - 0x02) <br> - OUT15_x (bits 0...3) (CR6 - 0x06) <br> - CR12 (0x0C) to CR17 (0x11); PWM frequency and duty cycles <br> 0 : Fail Safe inactive (default) <br> 1: Fail Safe active <br> FS is cleared upon exit from Fail-Safe mode (refer to chapter 'Fail-Safe mode') |

[^5]2. Bit may be masked in the Configuration Register (0x3F), i.e. the bit will not be included in the Global Status Bit (GSB).
3. The detection of this error does not set the GSBN.
4. Open load status flags may be masked in the Configuration register ( $0 \times 3 F$ ), i.e. the open load flag will be included in the FE flag, but will not set the GSB. TW failure status flags may be masked in the Configuration register (0x3F), i.e. the TW flag will be included in the GW flag, but will not set the GSB.

### 7.2 Control register overview

Table 90. Control register overview

| Bit |  |  | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Global Status |  |  | GSBN | RSTB | SPIE | PLE | FE | DE | GW | FS | R |
| Control Register |  |  |  |  |  |  |  |  |  |  |  |
| Addr. |  | bits | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |  |
|  |  |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |  |
|  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| 0x00 |  | MSB | Reserved |  |  |  |  |  |  |  |  |
|  |  |  | Reserved |  |  |  |  |  |  |  |  |
|  |  | LSB | Reserved |  |  |  |  |  |  |  |  |
| 0x01 | CR1 | MSB | RES | WU_EN | RES | WU_PU | RES | RES | WU_FILT_1 | WU_FILT_0 | R/W |
|  |  |  | TIMER_NINT_ WAKE SEL | TIMER_NINT_EN | LIN_WU_EN | CAN_WU_EN | CANTO_IRQ_EN | CAN_RXEN | CAN_TXEN | $\underset{\text { RDY }}{\text { CAN_GO_TRX_ }}$ |  |
|  |  | LSB | HENA | HENB | V2_1 | V2_0 | PARITY | STBY_SEL | GO_STBY | TRIG |  |
| 0x02 | CR2 | MSB | T1_RESTART | T1_DIR | T1_ON_2 | T1_ON_1 | T1_ON_0 | T1_PER_2 | T1_PER_1 | T1_PER_0 | R/W |
|  |  |  | T2_RESTART | T2_DIR | T2_ON_2 | T2_ON_1 | T2_ON_0 | T2_PER_2 | T2_PER_1 | T2_PER_0 |  |
|  |  | LSB | $\underset{\text { LY }}{\text { LIN_REC_ON }}$ | LIN_TXD_TOUT_E $_{\mathrm{N}}$ | CAN_LOOP_EN | PNW_EN | V1_RESET_1 | V1_RESET_0 | WD_TIME_1 | WD_TIME_0 |  |
| 0x03 | CR3 | MSB | $\begin{gathered} \text { VSREG_LOCK } \\ \text { _EN } \end{gathered}$ | VS_LOCK_EN | $\begin{gathered} \text { VSREG_OV_ } \\ \text { SD_EN } \end{gathered}$ | $\underset{\text { _EN }}{\text { VSREG_UV_SD }}$ | VS_OV_SD_EN | VS_UV_SD_EN | RES | RES |  |
|  |  |  | RES | RES | RES | RES | RES | RES | VSREG_EWTH_9 | $\operatorname{VSREG}_{8} \text { EWTH_ }$ | R/W |
|  |  | LSB | $\begin{gathered} \text { VSREG_EWT } \\ H_{-7} \end{gathered}$ | VSREG_EWTH_6 | VSREG_EWTH_5 | VSREG_EWTH_4 | VSREG_EWTH_3 | VSREG_EWTH_2 | VSREG_EWTH_1 | $\mathrm{VSREG}_{0}$ |  |

Table 90. Control register overview (continued)

| 0x04 | CR4 | MSB | RES | RES | OUT1_HS | OUT1_LS | RES | RES | OUT2_HS | OUT2_LS | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RES | RES | OUT3_HS | OUT3_LS | RES | RES | RES | RES |  |
|  |  | LSB | RES | RES | RES | RES | RES | RES | OUT6_HS | OUT6_LS |  |
| 0x05 | CR5 | MSB | OUT7_3 | OUT7_2 | OUT7_1 | OUT7_0 | OUT8_3 | OUT8_2 | OUT8_1 | OUT8_0 | R/W |
|  |  |  | RES | RES | RES | RES | OUT10_3 | OUT10_2 | OUT10_1 | OUT10_0 |  |
|  |  | LSB | RES | RES | RES | GH | RES | RES | RES | RES |  |
| 0x06 | CR6 | MSB | OUT9_3 | OUT9_2 | OUT9_1 | OUT9_0 | OUT13_3 | OUT13_2 | OUT13_1 | OUT13_0 | R/W |
|  |  |  | OUT14_3 | OUT14_2 | OUT14_1 | OUT14_0 | OUT15_3 | OUT15_2 | OUT15_1 | OUT15_0 |  |
|  |  | LSB | RES | RES | RES | RES | RES | RES | RES | RES |  |
| 0x07 | CR7 | MSB | OUT1_OCR | OUT2_OCR | OUT3_OCR | OUT6_OCR | OUT7_OCR | OUT8_OCR | OUT15_OCR | RES | R/W |
|  |  |  | RES | RES | RES | OUT1_SHORT_DIS | OUT2_SHORT_DIS | OUT3_SHORT_DIS | OUT6_SHORT_DIS | RES |  |
|  |  | LSB | RES | RES | CM_DIR_CONF_1 | CM_DIR_CONF_0 | CM_SEL_3 | CM_SEL_2 | CM_SEL_1 | CM_SEL_0 |  |
| 0x08 | CR8 | MSB | $\left\lvert\, \begin{gathered} \text { OUT1_OCR_T } \\ \text { HX_EN } \end{gathered}\right.$ | $\underset{\text { EN }}{\text { OUT2_OCR_THX_ }}$ | $\underset{\text { EN }}{\text { OUT3_OCR_THX_ }}$ | $\underset{\text { EN }}{\text { OUT6_OCR_THX_ }}$ | $\underset{N}{\text { OUT7_OCR_THX_E }}$ | $\underset{N}{\text { OUT8_OCR_THX_E }} \mid$ | $\underset{\text { EN }}{\text { OUT15_OCR_THX_ }}$ | RES | R/W |
|  |  |  | $\begin{gathered} \text { OUT7_OCR_T } \\ \text { ON_1 } \end{gathered}$ | $\underset{0}{\text { OUT7_OCR_TON_ }}$ | OUT8_OCR_TON_ | $\underset{0}{\text { OUT8_OCR_TON_ }}$ | $\underset{1}{\text { OUT15_OCR_TON_ }}$ | $\underset{0}{\text { OUT15_OCR_TON_ }}$ | OUTHB_OCR_TON _1 | $\left\lvert\, \begin{gathered} \text { OUTHB_OCR_T } \\ \text { ON_O } \end{gathered}\right.$ |  |
|  |  | LSB | $\begin{gathered} \text { OUT7_OCR_F } \\ \text { REQ_1 } \end{gathered}$ | $\begin{gathered} \text { OUT7_OCR_FREQ } \\ \hline 0 \end{gathered}$ | $\begin{gathered} \text { OUT8_OCR_FREQ } \\ \text { _1 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { OUT8_OCR_FREQ } \\ \text { _0 } \end{gathered}$ | OUT15_OCR_FREQ _1 | $\begin{gathered} \text { OUT15_OCR_FREQ } \\ \text { _0 } \end{gathered}$ | OUTHB_OCR_FRE | $\begin{gathered} \text { OUTHB_OCR_F } \\ \text { REQ_0 } \end{gathered}$ |  |
| 0x09 | CR9 | MSB | $\underset{\bar{N}}{\text { OUT8_RDSO }}$ | OUT7_RDSON | OUT1_6_RDSON | OUT9_CCM_EN | OUT8_CCM_EN | OUT7_CCM_EN | RES | RES | R/W |
|  |  |  | RES | OUT15_OL | OUT14_OL | OUT13_OL | RES | RES | OUT10_OL | OUT9_OL |  |
|  |  | LSB | RES | OUT15_OC | OUT14_OC | OUT13_OC | RES | RES | OUT10_OC | OUT9_OC |  |
| 0x0A | $\begin{array}{\|c} \text { CR1 } \\ 0 \end{array}$ | MSB | DIAG_2_A | DIAG_1_A | DIAG_0_A | DIRHA | SD2B | SDS2B | SD1B | SDS1B | R/W |
|  |  |  | SD2A | SDS2A | SD1A | SDS1A | COPT_3_A | COPT_2_A | COPT_1_A | COPT_0_A |  |
|  |  | LSB | $\underset{\text { H_A }}{\substack{\text { H_OLTH_HIG }}}$ | OL_H1L2_A | OL_H2L1_A | SLEW_4_A | SLEW_3_A | SLEW_2_A | SLEW_1_A | SLEW_0_A |  |

Table 90. Control register overview (continued)

| 0x0B | $\begin{array}{\|c} \text { CR1 } \\ 1 \end{array}$ | MSB | RES | RES | RES | RES | RES | RES | GH_OL_EN | GH_TH_2 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | GH_TH_1 | GH_TH_0 | ECV_LS | ECV_OCR | RES | RES | RES | ECON |  |
|  |  | LSB | RES | RES | EC_5 | EC_4 | EC_3 | EC_2 | EC_1 | EC_0 |  |
|  |  | MSB | PMW1_FREQ | PMW1_FREQ_0 | PMW2_FREQ_1 | PMW2_FREQ_0 | PMW3_FREQ_1 | PMW3_FREQ_0 | PMW4_FREQ_1 | PMW4_FREQ_0 |  |
| 0x0C | $\begin{gathered} \text { CR1 } \\ 2 \end{gathered}$ |  | PMW5_FREQ | PMW5_FREQ_0 | PMW6_FREQ_1 | PMW6_FREQ_0 | PMW7_FREQ_1 | PMW7_FREQ_0 | RES | RES | R/W |
|  |  | LSB | RES | RES | RES | RES | RES | RES | RES | RES |  |
|  |  | MSB | RES | RES | PWM1_DC_9 | PWM1_DC_8 | PWM1_DC_7 | PWM1_DC_6 | PWM1_DC_5 | PWM1_DC_4 |  |
| 0x0D | $\begin{gathered} \text { CR1 } \\ 3 \end{gathered}$ |  | PWM1_DC_3 | PWM1_DC_2 | PWM1_DC_1 | PWM1_DC_0 | RES | RES | PWM2_DC_9 | PWM2_DC_8 | R/W |
|  |  | LSB | PWM2_DC_7 | PWM2_DC_6 | PWM2_DC_5 | PWM2_DC_4 | PWM2_DC_3 | PWM2_DC_2 | PWM2_DC_1 | PWM2_DC_0 |  |
|  |  | MSB | RES | RES | PWM3_DC_9 | PWM3_DC_8 | PWM3_DC_7 | PWM3_DC_6 | PWM3_DC_5 | PWM3_DC_4 |  |
| 0x0E | $\begin{gathered} \text { CR1 } \\ 4 \end{gathered}$ |  | PWM3_DC_3 | PWM3_DC_2 | PWM3_DC_1 | PWM3_DC_0 | RES | RES | PWM4_DC_9 | PWM4_DC_8 | R/W |
|  |  | LSB | PWM4_DC_7 | PWM4_DC_6 | PWM4_DC_5 | PWM4_DC_4 | PWM4_DC_3 | PWM4_DC_2 | PWM4_DC_1 | PWM4_DC_0 |  |
|  |  | MSB | RES | RES | PWM5_DC_9 | PWM5_DC_8 | PWM5_DC_7 | PWM5_DC_6 | PWM5_DC_5 | PWM5_DC_4 |  |
| 0x0F | $\begin{array}{\|c} \text { CR1 } \\ 5 \end{array}$ |  | PWM5_DC_3 | PWM5_DC_2 | PWM5_DC_1 | PWM5_DC_0 | RES | RES | PWM6_DC_9 | PWM6_DC_8 | R/W |
|  |  | LSB | PWM6_DC_7 | PWM6_DC_6 | PWM6_DC_5 | PWM6_DC_4 | PWM6_DC_3 | PWM6_DC_2 | PWM6_DC_1 | PWM6_DC_0 |  |
|  |  | MSB | RES | RES | PWM7_DC_9 | PWM7_DC_8 | PWM7_DC_7 | PWM7_DC_6 | PWM7_DC_5 | PWM7_DC_4 |  |
| 0x10 | $\begin{array}{\|c} \text { CR1 } \\ 6 \end{array}$ |  | PWM7_DC_3 | PWM7_DC_2 | PWM7_DC_1 | PWM7_DC_0 | RES | RES | RES | RES | R/W |
|  |  | LSB | RES | RES | RES | RES | RES | RES | RES | RES |  |
|  |  | MSB | RES | OUT7_AUTOCOMP | OUT7_VLED_9 | OUT7_VLED_8 | OUT7_VLED_7 | OUT7_VLED_6 | OUT7_VLED_5 | OUT7_VLED_4 |  |
| 0x11 | $\begin{gathered} \text { CR } \\ 17 \end{gathered}$ |  | $\underset{3}{\text { OUT7_VLED_ }}$ | OUT7_VLED_2 | OUT7_VLED_1 | OUT7_VLED_0 | RES | OUT8_AUTOCOMP _EN | OUT8_VLED_9 | OUT8_VLED_8 | R/W |
|  |  | LSB | $\underset{7}{\text { OUT8_VLED_ }}$ | OUT8_VLED_6 | OUT8_VLED_5 | OUT8_VLED_4 | OUT8_VLED_3 | OUT8_VLED_2 | OUT8_VLED_1 | OUT8_VLED_0 |  |

Table 90. Control register overview (continued)

| 0x12 | $\begin{array}{\|c} \text { CR } \\ 18 \end{array}$ | MSB | RES | OUT9_AUTOCOMP | OUT9_VLED_9 | OUT9_VLED_8 | OUT9_VLED_7 | OUT9_VLED_6 | OUT9_VLED_5 | OUT9_VLED_4 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\frac{\text { OUT9_VLED_- }_{3}}{}$ | OUT9_VLED_2 | OUT9_VLED_1 | OUT9_VLED_0 | RES | OUT10_AUTOCOM <br> P_EN | OUT10_VLED_9 | OUT10_VLED_8 |  |
|  |  | LSB | $\underset{-7}{\text { OUT10_VLED }}$ | OUT10_VLED_6 | OUT10_VLED_5 | OUT10_VLED_4 | OUT10_VLED_3 | OUT10_VLED_2 | OUT10_VLED_1 | OUT10_VLED_0 |  |
| 0x13 | $\begin{aligned} & \text { CR } \\ & 19 \end{aligned}$ | MSB | RES | OUT13_AUTOCOM P_EN | OUT13_VLED_9 | OUT13_VLED_8 | OUT13_VLED_7 | OUT13_VLED_6 | OUT13_VLED_5 | OUT13_VLED_4 | RW |
|  |  |  | $\underset{{ }_{2}}{\text { OUT13_VLED }}$ | OUT13_VLED_2 | OUT13_VLED_1 | OUT13_VLED_0 | RES | OUT14_AUTOCOM P_EN | OUT14_VLED_9 | OUT14_VLED_8 |  |
|  |  | LSB | $\underset{-7}{\text { OUT14_VLED }}$ | OUT14_VLED_6 | OUT14_VLED_5 | OUT14_VLED_4 | OUT14_VLED_3 | OUT14_VLED_2 | OUT14_VLED_1 | OUT14_VLED_0 |  |
| 0x14 | $\begin{aligned} & \text { CR } \\ & 20 \end{aligned}$ | MSB | RES | OUT15_AUTOCOM P_EN | OUT15_VLED_9 | OUT15_VLED_8 | OUT15_VLED_7 | OUT15_VLED_6 | OUT15_VLED_5 | OUT15_VLED_4 | R/W |
|  |  |  | $\underset{\frac{-}{3}}{\text { OUT15_VLED }}$ | OUT15_VLED_2 | OUT15_VLED_1 | OUT15_VLED_0 | RES | RES | RES | RES |  |
|  |  | LSB | RES | RES | RES | RES | RES | RES | RES | RES |  |
| 0x15 | $\begin{gathered} \text { CR } \\ 21 \end{gathered}$ | MSB | DIAG_2_B | DIAG_1_B | DIAG_0_B | DIRHB | RES | RES | RES | RES | R/W |
|  |  |  | RES | RES | RES | RES | COPT_3_B | COPT_2_B | COPT_1_B | COPT_0_B |  |
|  |  | LSB | $\begin{gathered} \text { H_OLTH_HIG } \\ \text { H_B } \end{gathered}$ | OL_H1L2_B | OL_H2L1_B | SLEW_4_B | SLEW_3_B | SLEW_2_B | SLEW_1_B | SLEW_0_B |  |
| 0x16 | $\begin{aligned} & \text { CR } \\ & 22 \end{aligned}$ | MSB | RES | RES | RES | RES | RES | RES | RES | RES | R/W |
|  |  |  | RES | RES | RES | RES | RES | RES | RES | RES |  |
|  |  | LSB | RES | RES | RES | GENERATOR_MO DE_EN | DEBUG_EXIT | CP_OFF | ICMP | WD_EN |  |
| 0x3F | $\begin{gathered} \text { Con } \\ \text { f } \\ \text { Reg } \end{gathered}$ | MSB | WU_CONFIG | LIN_WU_CONFIG | LIN_HS_EN | TSD_CONFIG | ECV_HV | V2_CONFIG | ICMP_CONFIG_EN | $\underset{\mathrm{N}}{\mathrm{WD} \text { CONFIG_E }}$ | R/W |
|  |  |  | $\frac{\text { MASK_OL_HS }}{1}$ | MASK_OL_LS1 | MASK_TW | MASK_EC_OL | MASK_OL | MASK_SPIE | MASK_PLE | MASK_GW |  |
|  |  | LSB | CP_OFF_EN | CP_LOW_CONFIG | CP_DITH_DIS RES | FS_FORCED | RES | DMA | DMB | TRIG |  |

### 7.3 Status register overview

Table 91. Status register overview

|  |  | bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Global Status |  |  | GSBN | RSTB | SPIE | PLE | FE | DE | GW | FS | R |
| Status Register |  |  |  |  |  |  |  |  |  |  |  |
| Addr. |  | bits | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |  |
|  |  |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |  |
|  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| 0x31 | SR1 | MSB | VS_OV_WAKEUP | WU_STATE | SGND_LOSS | WU_WAKE | WAKE_CAN | WAKE_LIN | WAKE_TIMER | DEBUG_ACTIVE | R |
|  |  |  | V1UV | V1_RESTART_2 | V1_RESTART_1 | V1_RESTART_0 | WDFAIL_CNT_3 | WDFAIL CNT_2 | WDFAIL_CNT_1 | WDFAIL <br> CNT_0 |  |
|  |  | LSB | DEVICE_ STATE_1 | DEVICE_ STATE_0 | TSD2 | TSD1 | $\begin{aligned} & \text { FORCED_- } \\ & \text { SLEEP_- } \\ & \text { TSD2/V1SC } \end{aligned}$ | FORCED SLEEP_WD | WDFAIL | VPOR |  |
| 0x32 | SR2 | MSB | LIN_PERM_DOM | LIN_TXD_DOM | LIN_PERM_REC | CAN_RXD _REC | CAN_PERM _REC | CAN_PERM _DOM | CAN_TXD _DOM | CAN_SUP_LOW | R |
|  |  |  | DSMON_HS2_A | DSMON_HS1_A | DSMON_LS2_A | DSMON_LS1_A | SPI_INV_CMD | SPI_SCK_CNT | CP_LOW | TW |  |
|  |  | LSB | V2SC | V2FAIL | V1FAIL | VSREG_EW | VSREG_OV | VSREG_UV | VS_OV | VS_UV |  |
| 0x33 | SR3 | MSB | $\underset{\text { H_EX }}{\text { OUT1_HS_OC_T }}$ | $\underset{\text { _EX }}{\text { OUT1_LS_OC_TH }}$ | $\text { OUT2_HS_OC_T } \underset{\text { H_EX }}{ }$ | $\underset{\text { H_EX }}{\text { OUT2_LS_OC_T }}$ | $\underset{\text { H_EX }^{\text {OUT3_HS_OC_T }}}{ }$ | $\|\underset{\text { _EX }}{\text { OUT3_LS_OC_TH }}\|$ |  | OUT6_LS_OC_TH_EX | R |
|  |  |  | $\underset{\mathrm{X}}{\text { OUT7_OC_TH_E }}$ | $\underset{\mathrm{X}}{\text { OUT8_OC_TH_E }}$ | OUT9_OC_STAT | $\frac{\text { OUT10_OC_STA }}{\text { OT }}$ | OUT13_OC_STAT | OUT14_OC_STAT | OUT15_OC_TH_EX | RES |  |
|  |  | LSB | RES | DSMON_HS2_B | DSMON_HS1_B | DSMON_LS2_B | DSMON_LS1_B | RES | LSB_FSO_OC | LSA_FSO_OC |  |
| 0x34 | SR4 | MSB | OUT1_HS_OCR_ ALERT | $\underset{\text { LERT }}{\text { OUT1_LS_OCR_A }}$ | $\begin{gathered} \text { OUT2_HS_OCR_ } \\ \text { ALERT } \end{gathered}$ | $\begin{gathered} \text { OUT2_LS_OCR_ } \\ \text { ALERT } \end{gathered}$ | $\begin{gathered} \text { OUT3_HS_OCR_ } \\ \text { ALERT } \end{gathered}$ | $\|\underset{\text { LERT }}{ }\| \text { OUT3_LS_OCR_A } \mid$ | OUT6_HS_OCR_AL ERT | OUT6_LS_OCR_ALERT | R |
|  |  |  | $\underset{\text { RT }}{\text { OUT7_OCR_ALE }}$ | $\underset{\text { RT }}{\text { OUT8_OCR_ALE }}$ | OUT15_OCR_AL ERT | RES | RES | RES | RES | RES |  |
|  |  | LSB | $\underset{\text { T }}{\text { OUT1_HS_SHOR }}$ | OUT1_LS_SHORT | $\underset{\text { RT }}{\text { OUT2_HS_SHO }}$ | OUT2_LS_SHOR | $\underset{\text { T }}{\text { OUT3_HS_SHOR }}$ | OUT3_LS_SHORT | OUT6_HS_SHORT | OUT6_LS_SHORT |  |
| 0x35 | SR5 | MSB | OUT1_HS_OL | OUT1_LS_OL | OUT2_HS_OL | OUT2_LS_OL | OUT3_HS_OL | OUT3_LS_OL | OUT6_HS_OL | OUT6_LS_OL | R |
|  |  |  | OUT7_OL_STAT | OUT8_OL_STAT | OUT9_OL_STAT | OUT10_OL_STAT | OUT13_OL_STAT | OUT14_OL_STAT | OUT15_OL_STAT | GH_OL |  |
|  |  | LSB | ECV_OL | RES | RES | RES | RES | RES | DSMON_HEAT | ECV_OC |  |

Table 91. Status register overview (continued)

| 0x36 | SR6 | MSB | WD_TIMER_STATE_ | $\underset{0}{\text { WD_TIMER_STATE_ }}$ | RES | RES | RES | RES | ECV_VNR | ECV_VHI | R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RES | RES | TW_CL6 | TW_CL5 | TW_CL4 | TW_CL3 | TW_CL2 | TW_CL1 |  |
|  |  | LSB | RES | RES | TSD1_CL6 | TSD1_CL5 | TSD1_CL4 | TSD1_CL3 | TSD1_CL2 | TSD1_CL1 |  |
| 0x37 | SR7 | MSB | RES | RES | TEMP_CL2_9 | TEMP_CL2_8 | TEMP_CL2_7 | TEMP_CL2_6 | TEMP_CL2_5 | TEMP_CL2_4 | R |
|  |  |  | TEMP_CL2_3 | TEMP_CL2_2 | TEMP_CL2_1 | TEMP_CL2_0 | RES | RES | TEMP_CL1_9 | TEMP_CL1_8 |  |
|  |  | LSB | TEMP_CL1_7 | TEMP_CL1_6 | TEMP_CL1_5 | TEMP_CL1_4 | TEMP_CL1_3 | TEMP_CL1_2 | TEMP_CL1_1 | TEMP_CL1_0 |  |
| 0x38 | SR8 | MSB | RES | RES | TEMP_CL4_9 | TEMP_CL4_8 | TEMP_CL4_7 | TEMP_CL4_6 | TEMP_CL4_5 | TEMP_CL4_4 | R |
|  |  |  | TEMP_CL4_3 | TEMP_CL4_2 | TEMP_CL4_1 | TEMP_CL4_0 | RES | RES | TEMP_CL3_9 | TEMP_CL3_8 |  |
|  |  | LSB | TEMP_CL3_7 | TEMP_CL3_6 | TEMP_CL3_5 | TEMP_CL3_4 | TEMP_CL3_3 | TEMP_CL3_2 | TEMP_CL3_1 | TEMP_CL3_0 |  |
| 0x39 | SR9 | MSB | RES | RES | TEMP_CL6_9 | TEMP_CL6_8 | TEMP_CL6_7 | TEMP_CL6_6 | TEMP_CL6_5 | TEMP_CL6_4 | R |
|  |  |  | TEMP_CL6_3 | TEMP_CL6_2 | TEMP_CL6_1 | TEMP_CL6_0 | RES | RES | TEMP_CL5_9 | TEMP_CL5_8 |  |
|  |  | LSB | TEMP_CL5_7 | TEMP_CL5_6 | TEMP_CL5_5 | TEMP_CL5_4 | TEMP_CL5_3 | TEMP_CL5_2 | TEMP_CL5_1 | TEMP_CL5_0 |  |
| 0x3A | SR10 |  | RES | RES | VSREG_9 | VSREG_8 | VSREG_7 | VSREG_6 | VSREG_5 | VSREG_4 | R |
|  |  |  | VSREG_3 | VSREG_2 | VSREG_1 | VSREG_0 | RES | RES | RES | RES |  |
|  |  |  | RES | RES | RES | RES | RES | RES | RES | RES |  |
| 0x3B | SR11 |  | RES | RES | vs_9 | vs_8 | vs_7 | vs_6 | vs_5 | vs_4 | R |
|  |  |  | vs_3 | vs_2 | vs_1 | vs_0 | RES | RES | VWU_9 | vwU_8 |  |
|  |  |  | VWU_7 | VWU_6 | VWU_5 | VWU_4 | VWU_3 | VWU_2 | VWU_1 | vWU_0 |  |
| 0x3C | SR12 |  | RES | RES | RES | RES | RES | RES | RES | RES |  |
|  |  |  | RES | RES | RES | RES | RES | RES | RES | RES |  |
|  |  |  | RES | RES | CAN_SILENT | RES | CANTO | WUP | RES | RES |  |

### 7.4 Control registers

### 7.4.1 Control Register CR1 (0x01)

Figure 62. Control Register CR1


1. Either LIN or CAN must be enabled as wake-up source. Setting both bits 12 and 13 to ' 0 ' is an invalid setting; in this case, both bits, WU_EN (bit 22 in CR1) will be set to '1' (wake-up enabled; default) and the SPI Error Bit (SPIE) in the Global Status Byte will be set.

Table 92. CR1 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| 23 | Reserved | - |
| 22 | WU_EN | Wake-up Input 1 (WU) enable ${ }^{(1)}$ <br> $0:$ WU disabled <br> 1: WU enabled (default) |
| 21 | Reserved | - |
| $19: 18$ | WU_PU | Wake-up Input1 Pull-up/down configuration: configuration of internal current <br> source ${ }^{(1)}$ <br> 0: pull-down (default) <br> 1: pull-up |
| 17 | WU_FILT_1 | --- |
| 16 | WU_FILT_0 | Wake-up Input1 Filter configuration Bits: configuration of input filter ${ }^{(1)}$ See <br> Table 93: Wake-up input1 filter configuration |
| 15 | TIMER_NINT_WAKE_SEL | Select Timer for NINT / Wake: select timer for periodic interrupt in standby <br> modes <br> 0: Timer 2 (default) <br> 1: Timer 1 |

Table 92. CR1 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 14 | TIMER_NINT_EN | Timer NINT enable: enable timer interrupt in standby modes <br> 0 : timer interrupt disabled (default) <br> 1: timer interrupt enabled <br> V1_Standby mode: periodic NINT pulse generated by timer (NINT pulse at start of timer on-phase) <br> VBAT_Standby mode: device wakes up after timer expiration and generates NReset |
| 13 | LIN_WU_EN ${ }^{(2)}$ | LIN Wake-up enable: enable wake-up by LIN ${ }^{(3)}$ <br> 0 : disabled <br> 1: enabled (default) |
| 12 | CAN_WU_EN ${ }^{(2)}$ | CAN Wake-up enable: enable wake-up by CAN ${ }^{(4)}$ <br> 0 : disabled <br> 1: enabled (default) |
| 11 | CANTO_IRQ_EN | CANTO Interrupt enable: enables interrupt signal in case of CAN timeout <br> 0 : CAN TO interrupt disabled <br> 1: CAN TO interrupt enabled (default) |
| 10 | CAN_RXEN | CAN transceiver configuration |
| 9 | CAN_TXEN | See Table 94: CAN transceiver mode |
| 8 | CAN_GO_TRX_RDY | CAN Transceiver transition into TRX READY mode. <br> 0: CAN transceiver in TRX BIAS mode (default) <br> 1: CAN transceiver is sent into TRX READY mode <br> At Exit from TRX READY mode, this bit is set to '0' automatically. CAN Flash mode: CAN_GO_TRX_RDY is set to ' 1 ' automatically <br> After power-on, this bit should be set to '0' and a clear command should be sent to status registers. |
| 7 | HENA | Enable H -bridge A <br> 0 : H -bridge A disabled (default) <br> 1: H -bridge A enabled |
| 6 | HENB | Enable H -bridge B <br> 0 : H -bridge B disabled (default) <br> 1: H -bridge B enabled <br> Refer to chapter H -bridge Control for details |
| 5 | V2_1 | Voltage Regulator V2 Configuration |
| 4 | V2_0 | See Table 95: Voltage regulator V2 configuration |

Table 92. CR1 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :--- |
| 3 | PARITY | PARITY: Standby Command Parity Bit STBY SEL: Select Standby mode <br> GO_STBY: Execute transition into Standby mode <br> The STBY_SEL and GO_STBY bits are protected by a parity check. <br> The bits STBY_SEL, GO_STBY and PARITY must represent an even <br> number of '1', otherwise the command is ignored and the SPI_INV_CMD bit <br> is set. <br> Table 96: Standby transition configuration shows the valid settings. All other <br> settings are invalid; command will be ignored and SPI_INV_CMD will be set. <br> The GO_STBY bit is not cleared automatically after wake-up. |
| 2 | STBY_SEL | GO_STBY |
| 0 | TRIG | Watchdog Trigger Bit |

1. Setting is only valid if input is configured as wake-up input in Configuration Register ( $0 \times 3 \mathrm{~F}$ ).
2. Either LIN or CAN must be enabled as wake-up source. Setting both bits 12 and 13 to ' 0 ' is an invalid setting. In this case, both bits will be set to '1' (wake-up enabled; default) and the SPI Error Bit (SPIE) in the Global Status Byte will be set.
3. The wake-up behavior is configurable in the Configuration Register (0x3F).
4. Wake-up occurs at a wake -up event according to ISO 11898-5:2007.

Table 93. Wake-up input1 filter configuration

| WU_FILT_1 | WU_FILT_0 | Description |
| :---: | :---: | :--- |
| 0 | 0 | Wake-up inputs monitored in static mode (filter time twU_stat) (default) |
| 0 | 1 | Wake- up inputs monitored in cyclic mode with Timer2 (filter time: twU_cyc; <br> blanking time $80 \%$ of timer ON time) |
| 1 | 0 | Wake- up inputs monitored in cyclic mode with Timer1 (filter time: twu_cyc; <br> blanking time 80\% of timer ON time) |
| 1 | 1 | Invalid setting; command will be ignored and SPI_INV_CMD will be set |

Table 94. CAN transceiver mode

| CAN_RXEN | CAN_TXEN | Description |
| :---: | :---: | :--- |
| 0 | x | TRX Standby: Receiver disabled, Transmitter disabled |
| 0 | x |  |
| 1 | 0 | TRX Listen: Receiver enabled, Transmitter disabled |
| 1 | 1 | TRX Normal ${ }^{(1)}:$ Receiver enabled, Transmitter enabled |

1. CAN Flash mode: TRX Normal Mode functionality is configured automatically but SPI registers are not updated.

Table 95. Voltage regulator V2 configuration

| V2_1 | V2_0 | Description |
| :---: | :---: | :--- |
| 0 | 0 | V2 OFF in all modes (default) |
| 0 | 1 | V2 ON in Active mode; OFF in Standby modes |

Table 95. Voltage regulator V2 configuration (continued)

| V2_1 | V2_0 | Description |
| :---: | :---: | :--- |
| 1 | 0 | V2 ON in Active and V1_Standby; OFF in VBAT_Standby mode |
| 1 | 1 | V2 ON in all modes ${ }^{(1)}$ |

1. In VBAT_Standby mode, if V 1 is $\mathrm{OFF}, \mathrm{V} 2$ cannot be a tracker regulator (V2_CONFIG=0 in Config Reg).

Table 96. Standby transition configuration

| PARITY | STBY_SEL | GO_STBY | Description |
| :---: | :---: | :---: | :--- |
| 0 | 1 | 1 | Go to V1_Standby |
| 1 | 0 | 1 | Go to VBAT_Standby |
| 0 | 0 | 0 | No transition to standby |
| 1 | 1 | 0 |  |

### 7.4.2 Control Register CR2 (0x02)

Figure 63. Control Register CR2

|  | 23 | 22 | 21 | 20 | 19 | 18 | 1 | 7 | 16 | 15 | 1 |  | 13 | 12 | 11 | 10 |  |  | 8 | 7 | 6 | 5 |  |  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  | $\begin{aligned} & \underline{\bar{O}} \\ & \stackrel{I}{F} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & Z_{1}^{\prime} \\ & \text { F } \end{aligned}$ | ${ }^{-}$ $Z^{\prime}$ $\stackrel{1}{\prime}$ | $\begin{aligned} & 0_{1} \\ & z_{1} \\ & I^{\prime} \end{aligned}$ |  |  | $\sigma_{1}$ | $\begin{aligned} & o_{1} \\ & {\underset{\sim}{u}}_{山 1}^{\alpha_{1}} \\ & r^{\prime} \end{aligned}$ |  |  |  | $\begin{aligned} & \mathbb{N}_{1} \\ & \mathrm{Z}_{1} \\ & \mathcal{I}^{\prime} \end{aligned}$ | $\Gamma^{\prime}$ $Z^{\prime}$ $ی^{\prime}$ $\underbrace{\prime}$ | $\begin{aligned} & O_{1} \\ & Z_{1} \\ & N_{1} \end{aligned}$ |  |  |  |  |  |  | © |  |  |  | $\begin{aligned} & o_{1} \\ & \stackrel{\sim}{w} \\ & \underset{\sim}{\underset{~}{\prime}} \end{aligned}$ | $\begin{aligned} & \Gamma_{\prime}^{\prime} \\ & \sum_{i}^{\prime} \\ & \vdots \\ & \vdots \end{aligned}$ |  |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 1 | 0 |  |  | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 97. CR2 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | T1_RESTART | Timer 1 Restart: Restart of Timer 1 <br> 0 : timer is running with period and on-time according to configuration (default) <br> 1: restart of timer at CSN low to high transition; starting with ON phase ${ }^{(1)}$ <br> Bit is automatically reset with next SPI frame. |
| 22 | T1_DIR | T1_DIR: Timer 1 Direct Drive by DIR T1_ON_x: Timer 1 On-Time Bits Configuration of Timer 1 on-time, for details see Table 98 and Figure 64 |
| 21 | T1_ON_2 |  |
| 20 | T1_ON_1 |  |
| 19 | T1_ON_0 |  |

Table 97. CR2 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 18 | T1_PER_2 | Configuration of Timer 1 Period 000: T1 (default) |
| 17 | T1_PER_1 |  |
|  |  | 010: T3 |
|  |  | 011: T4 |
| 16 | T1_PER_0 | 100: T5 |
|  |  | 101: T6 |
|  |  | 110: T7 |
|  |  | 111: T8 |
|  |  | Timer 2 Restart: restart of timer 2 |
| 15 | T2_RESTART | 0 : timer is running with period and on-time according to configuration (default) 1 : restart of timer at CSN low to high transition; starting with ON phase(1) |
|  |  | Bit is automatically reset with next SPI frame. |
| 14 | T2_DIR | T2_DIR: Timer 2 Direct Drive by DIR T2_ON_x: Timer 2 On-Time Bits Configuration of Timer 2 on-time, for details see Table 98 and Figure 64 |
| 13 | T2_ON_2 |  |
| 12 | T2_ON_1 |  |
| 11 | T2_ON_0 |  |
| 10 | T2_PER_2 | Configuration of Timer 2 Period |
| 9 | T2_PER_1 | 000: T1 (default) |
| 8 | T2_PER_0 | 001: T2 |
|  |  | 010: T3 |
|  |  | 011: T4 |
|  |  | 100: T5 |
|  |  | 101: T6 |
|  |  | 110: T7 |
|  |  | 111: T8 |
| 7 | LIN_REC_ONLY | LIN Transceiver Receive Only mode <br> 0 : LIN receive only mode disabled (default) 1: LIN receive only mode enabled |
| 6 | LIN_TXD_TOUT_EN | LIN TxD Timeout Enable <br> 0: LIN TxD timeout detection disabled <br> 1: LIN TxD timeout detection enabled (default) |
| 5 | CAN_LOOP_EN | CAN Loop Enable: CAN Looping of TxD_C to RxD_C 0: CAN looping disabled (default) <br> 1: CAN looping enabled |
| 4 | PNW_EN | CAN Pretended Networking mode <br> A WUP leads to transition into TRX Bias mode and an interrupt is generated. 0 : pretended networking disabled (default) <br> 1: pretended networking enabled This bit can only be set to ' 1 ' if CAN RXEN $=1$ |

Table 97. CR2 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 3 | V1_RESET_1 | Voltage Regulator V1 Reset Threshold ${ }^{(2)}$ 00: Vrt4 (default) <br> 01: Vrt3 <br> 10: Vrt2 <br> 11: Vrt1 <br> thresholds are monitored in Active mode and V1_Standby mode |
| 2 | V1_RESET_0 |  |
| 1 | WD_TIME_1 | Watchdog Trigger Time 00: TSW1 (default) <br> 01: TSW2 <br> 10: TSW3 <br> 11: TSW4 <br> Writing to WD_TIME_x is blocked unless WD CONFIG EN $=1$. <br> The modified WD Trigger Time is valid immediately after the Write command (CSN transition low-high). <br> The watchdog timer is reset when the trigger time is modified (restart at CSN transition low-high). |
| 0 | WD_TIME_0 |  |

1. Timer restart behavior:

Write to CR2 when Tx_ON_x and Tx_PERx remain unchanged:
Tx_RESTART = 1: timers restart at end of SPI frame, starting with ON time
Tx_RESTART $=0$ : write operation to CR2 has no effect on timers
Write to CR2 when Tx_ON_x and Tx_PERx are modified
Tx_RESTART = 1: timers restart at end of SPI frame, starting with ON time and according to new setting (ON time and period)
Tx_RESTART $=0$ : behavior is not defined; if a predictable behavior is needed, it is recommended to set Tx_RESTART = 1
2. When V2 voltage regulator is configured in Tracking mode (V2_CONFIG=1 in Config Reg), the V1 Reset Threshold shall be configured to be the VRT1 (V1_RESET_1=1, V1_RESET_0=1 in CR2).

Table 98. Configuration of Timer $x$ on-time

| Tx_DIR | Tx_ON_2 | Tx_ON_1 | Tx_ON_0 | Description |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | ton 1 (default) |
| 0 | 0 | 0 | 1 | ton 2 |
| 0 | 0 | 1 | 0 | ton 3 |
| 0 | 0 | 1 | 1 | ton 4 |
| 0 | 1 | 0 | 0 | ton 5 |
| 0 | 1 | 0 | 1 |  |
| 0 | 1 | 1 | 0 | Invalid setting; command will be ignored and |
| 0 | 1 | 1 | 1 |  |
| $1^{(1)}$ | 0 | 0 | 0 | ton 1 controlled by DIR input signal (logical AND) |
| $1^{(1)}$ | 0 | 0 | 1 | ton 2 controlled by DIR input signal (logical AND) |
| $1^{(1)}$ | 0 | 1 | 0 | ton 3 controlled by DIR input signal (logical AND) |
| $1^{(1)}$ | 0 | 1 | 1 | ton 4 controlled by DIR input signal (logical AND) |
| $1^{(1)}$ | 1 | 0 | 0 | ton 5 controlled by DIR input signal (logical AND) |

Table 98. Configuration of Timer $x$ on-time (continued)

| Tx_DIR | Tx_ON_2 | Tx_ON_1 | Tx_ON_0 | Description |
| :---: | :---: | :---: | :---: | :---: |
| $1^{(1)}$ | 1 | 0 | 1 | Invalid setting; command will be ignored and |
| $1^{(1)}$ | 1 | 1 | 0 |  |
| $1^{(1)}$ | 1 | 1 | 1 |  |

1. Tx_DIR = 1 is only valid for OUT7-8-9-10-13-14-15 control; the DIR signal has no influence for WU monitoring if WU is monitored by timer.

Figure 64. Timer_x controlled by DIR


### 7.4.3 Control Register CR3 (0x03)

Figure 65. Control Register CR3

|  | 23 | 22 | 21 | 20 | 19 | 18 |  | 7 | 16 | 15 | 14 | 13 | 12 | 11 | 1 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  | $7$ |  | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 99. CR3 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | VSREG_LOCK_EN | VSREG lockout enable: Lockout of VSREG related outputs after VSREG overvoltage/ undervoltage shutdown <br> 0 : VSREG related Outputs are turned on automatically and status bits (VSREG_UV, VSREG_OV) are cleared <br> 1: VSREG related Outputs remain turned off until status bits (VSREG_UV, VSREG_OV) are cleared (default) <br> Lockout is always disabled in standby modes in order to ensure supply of external contacts and detect wake-up conditions |
| 22 | VS_LOCK_EN | Vs lockout enable: Lockout of Vs related outputs after Vs over/undervoltage shutdown <br> 0 : Vs related Outputs ${ }^{(1)}$ are turned on automatically and status bits (VS_UV, VS_OV) are cleared <br> 1: Vs related Outputs ${ }^{(1)}$ remain turned off until status bits (VS_UV, VS_OV) are cleared (default) <br> Lockout is always disabled in standby modes in order to ensure supply of external contacts and detect wake-up conditions |
| 21 | VSREG_OV_SD_EN | VSREG overvoltage shutdown enable: shutdown of VSREG related outputs in case of VsReg overvoltage <br> 0: no shutdown of VsReG related outputs in case of VSREG overvoltage <br> 1: shutdown of VSREG related outputs in case of VSREG overvoltage (default) |
| 20 | VSREG_UV_SD_EN | VSREG undervoltage shutdown enable: shutdown of VSREG related outputs in case of VsREG undervoltage <br> 0 : no shutdown of VSreg related outputs in case of VsReg undervoltage <br> 1: shutdown of VSREG related outputs in case of VSREG undervoltage (default) In case of V1 undervoltage due to VSREG_UV, the device enters Fail-Safe mode and the outputs are turned off |
| 19 | VS_OV_SD_EN | Vs overvoltage shutdown enable: shutdown of Vs related outputs in case of $\mathrm{V}_{s}$ overvoltage <br> 0 : no shutdown of V s related outputs in case of Vs overvoltage if charge pump output voltage is still sufficient (until CPLOW threshold is reached) <br> 1: shutdown of Vs related outputs in case of Vs overvoltage (default) |
| 18 | VS_UV_SD_EN | Vs undervoltage shutdown enable: shutdown of $V_{s}$ related outputs in case of $V_{s}$ undervoltage <br> 0 : no shutdown of Vs related Outputs ${ }^{(1)}$ in case of Vs undervoltage <br> 1: shutdown of Vs related Outputs ${ }^{(1)}$ in case of Vs undervoltage (default) <br> In case of V1 undervoltage due to VS_UV, the device enters Fail-Safe mode and the outputs are turned off |
| 17:10 | Reserved | --- |

Table 99. CR3 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 9 | VSREG_EW_TH_9 | VSREG early warning threshold. <br> At VSREG < VSREG_EW_TH, an interrupt is generated at NINT and status bit VSREG_EW in SR2 is set (in Active mode) 0000000000: 0 V (default) feature deactivated .. <br> 1111111111: $V_{\text {AINVS }}$ |
| 8 | VSREG_EW_TH_8 |  |
| 7 | VSREG_EW_TH_7 |  |
| 6 | VSREG_EW_TH_6 |  |
| 5 | VSREG_EW_TH_5 |  |
| 4 | VSREG_EW_TH_4 |  |
| 3 | VSREG_EW_TH_3 |  |
| 2 | VSREG_EW_TH_2 |  |
| 1 | VSREG_EW_TH_1 |  |
| 0 | VSREG_EW_TH_0 |  |

1. "Vs related outputs" are OUT1 to OUT14 and H-bridge drivers (both A and B)

### 7.4.4 Control Register CR4 (0x04)

Figure 66. Control Register CR4

|  | 23 | 22 | 21 | 20 | 19 |  |  | 17 | 16 | 15 | 14 | 13 | 1 |  | 10 | 9 | 8 | 7 | 6 | 5 |  |  |  | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  | $\begin{aligned} & \text { Wo } \\ & \mathbf{I}_{1} \\ & \overline{5} \end{aligned}$ | $0$ |  |  |  |  | $\begin{aligned} & \infty \\ & \underset{1}{\prime} \\ & \stackrel{\rightharpoonup}{\sigma} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - | 0 0 0 0 0 0 |
| Reset | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 |  |  |  |  | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 100. CR4 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| $23: 22$ | Reserved | Reserved |
| 21 | OUT1_HS | OUT1 High-Side Driver control <br> 0: OUT1_HS is turned off (default) <br> 1: OUT1_HS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side <br> drivers of the half-bridge OUT1 are switched on simultaneously. |
| 20 | OUT1_LS | OUT1 Low-Side Driver control <br> 0: OUT1_LS is turned off (default) <br> $1:$ <br> OUT1_LS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side <br> drivers of the half-bridge OUT1 are switched on simultaneously. |
| $19: 18$ | Reserved | Reserved |

Table 100. CR4 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 17 | OUT2_HS | OUT2 High-Side Driver control <br> 0: OUT2_HS is turned off (default) <br> 1: OUT2_HS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side drivers of the half-bridge OUT2 are switched on simultaneously. |
| 16 | OUT2_LS | OUT2 Low-Side Driver control <br> 0: OUT2_LS is turned off (default) <br> 1: OUT2_LS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side drivers of the half-bridge OUT2 are switched on simultaneously. |
| 15:14 | Reserved | Reserved |
| 13 | OUT3_HS | OUT3 High-Side Driver control <br> 0: OUT3_HS is turned off (default) <br> 1: OUT3_HS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side drivers of the half-bridge OUT3 are switched on simultaneously. |
| 12 | OUT3_LS | OUT3 Low-Side Driver control <br> 0: OUT3_LS is turned off (default) <br> 1: OUT3_LS is turned on <br> An internal cross-current protection prevents, that both the low- and high-side drivers of the half-bridge OUT3 are switched on simultaneously. |
| 11:2 | Reserved | -- |
| 1 | OUT6_HS | OUT6 High-side Driver control <br> 0: OUT6_HS is turned off (default) <br> 1: OUT6_HS is turned on <br> An internal cross-current protection prevents, that both the low-side and high-side drivers of the half-bridge OUT6 are switched on simultaneously. |
| 0 | OUT6_LS | OUT6 Low-side Driver control <br> 0: OUT6_LS is turned off (default) <br> 1: OUT6_LS is turned on <br> An internal cross-current protection prevents, that both the low-side and high-side drivers of the half-bridge OUT6 are switched on simultaneously. |

### 7.4.5 Control Register CR5 (0x05)

Figure 67. Control Register CR5

|  | 23 | 22 | 21 | 20 |  | 19 | 18 | 17 | 16 |  | 5 | 14 | 13 | 12 | 11 | 10 |  |  | 8 | 7 |  |  | 4 | 3 | 2 | 1 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\frac{m_{1}^{\prime}}{\stackrel{N}{0}}$ | $\frac{N_{1}}{\stackrel{N}{0}}$ | - $\stackrel{\rightharpoonup}{5}$ 0 | $\frac{0}{\hat{\prime}}$ |  | $\stackrel{m_{1}}{\stackrel{\infty}{5}}$ | $\begin{aligned} & N_{1} \\ & \infty \\ & \frac{\infty}{2} \end{aligned}$ | $\stackrel{\Gamma}{\stackrel{\infty}{5}}$ | $\stackrel{\infty}{\stackrel{\infty}{\circ}}$ |  |  |  |  |  | $\begin{aligned} & m \\ & n_{1}^{\prime} \\ & \frac{1}{2} \end{aligned}$ | $0$ |  |  |  |  |  |  | フ |  |  |  |  |  |
| Reset | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 |  |  | 0 | 0 | 0 | 0 |  | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 101. CR5 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | OUT7_3 | OUT7 Configuration Bits: High-Side Driver OUT7 Configuration For OUT7 bits configuration see Table 102: OUTx Configuration bits |
| 22 | OUT7_2 |  |
| 21 | OUT7_1 |  |
| 20 | OUT7_0 |  |
| 19 | OUT8_3 | OUT8 Configuration Bits: High-Side Driver OUT8 Configuration For OUT8 bits configuration see Table 102: OUTx Configuration bits |
| 18 | OUT8_2 |  |
| 17 | OUT8_1 |  |
| 16 | OUT8_0 |  |
| 15:12 | Reserved | - |
| 11 | OUT10_3 | OUT10 Configuration Bits: High-Side Driver OUT10 Configuration For OUT10 bits configuration see Table 102: OUTx Configuration bits |
| 10 | OUT10_2 |  |
| 9 | OUT10_1 |  |
| 8 | OUT10_0 |  |
| 7:5 | Reserved | - |
| 4 | GH | Gate Heater Control: Control of gate driver for external heater MOSFET 0 : GH_heater is turned off (default) <br> 1: GH_heater is turned on |
| 3:0 | Reserved | - |

Table 102. OUTx Configuration bits

| OUTx_3 | OUTx_2 | OUTx_1 | OUTx_0 | Description |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | Off (default) |
| 0 | 0 | 0 | 1 | On |
| 0 | 0 | 1 | 0 | Timer1 |
| 0 | 0 | 1 | 1 | Timer2 |
| 0 | 1 | 0 | 0 | PWM1 |
| 0 | 1 | 0 | 1 | PWM2 |
| 0 | 1 | 1 | 0 | PWM3 |
| 0 | 1 | 1 | 1 | PWM4 |
| 1 | 0 | 0 | 0 | PWM5 |
| 1 | 0 | 0 | 1 | PWM6 |
| 1 | 0 | 1 | 0 | PWM7 |
| 1 | 0 | 1 | 1 | Not Applicable |

Table 102. OUTx Configuration bits (continued)

| OUTx_3 | OUTx_2 | OUTx_1 | OUTx_0 | Description |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 1 | 0 | 0 | Not Applicable |
| 1 | 1 | 0 | 1 | Not Applicable |
| 1 | 1 | 1 | 0 | DIR |
| 1 | 1 | 1 | 1 | Not Applicable |

### 7.4.6 Control Register CR6 (0x06)

Figure 68. Control Register CR6

|  | 23 | 22 | 21 | 20 | 1 |  | 18 | 17 | 16 | 1 |  |  | 13 | 12 | 11 | 10 |  |  | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\begin{aligned} & \text { m } \\ & \stackrel{1}{5} \\ & \stackrel{3}{2} \end{aligned}$ | $\begin{aligned} & N_{1}^{\prime} \\ & \stackrel{\circ}{5} \\ & \hline \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\circ} \\ & \stackrel{\circ}{\circ} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \hline 5 \\ & \hline 0 \end{aligned}$ |  |  | $\begin{aligned} & N_{1} \\ & m^{\prime} \\ & \stackrel{5}{0} \end{aligned}$ | $\begin{aligned} & \stackrel{\Gamma}{\prime}_{\prime}^{\prime} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ | $\begin{aligned} & 0 \\ & \stackrel{m}{5} \\ & 0 \end{aligned}$ | $0$ |  |  |  | $\begin{aligned} & \hline 0 \\ & \frac{1}{\prime} \\ & \stackrel{5}{5} \\ & \hline \end{aligned}$ | $\begin{aligned} & m_{1} \\ & \stackrel{10}{5} \\ & 0 \end{aligned}$ |  |  |  | $\begin{aligned} & 0_{1} \\ & \stackrel{n}{1}^{5} \\ & \stackrel{1}{2} \end{aligned}$ |  |  |  |  |  |  |  |  |  |
| Reset | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 103. CR6 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | OUT9_3 | OUT9 Configuration Bits: High-Side Driver OUT9 Configuration For OUT9 bits configuration see Table 102: OUTx Configuration bits |
| 22 | OUT9_2 |  |
| 21 | OUT9_1 |  |
| 20 | OUT9_0 |  |
| 19 | OUT13_3 | OUT13 Configuration Bits: High-Side Driver OUT13 Configuration For OUT13 bits configuration see Table 102: OUTx Configuration bits |
| 18 | OUT13_2 |  |
| 17 | OUT13_1 |  |
| 16 | OUT13_0 |  |
| 15 | OUT14_3 | OUT14 Configuration Bits: High-Side Driver OUT14 Configuration For OUT14 bits configuration see Table 102: OUTx Configuration bits |
| 14 | OUT14_2 |  |
| 13 | OUT14_1 |  |
| 12 | OUT14_0 |  |
| 11 | OUT15_3 | OUT15 Configuration Bits: High-side Driver OUT15 Configuration For OUT15 bits configuration see Table 102: OUTx Configuration bits |
| 10 | OUT15_2 |  |
| 9 | OUT15_1 |  |
| 8 | OUT15_0 |  |
| 7:0 | Reserved | - |

## 7．4．7 Control Register CR7（0x07）

Figure 69．Control Register CR7

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | $\begin{aligned} & 1 \\ & 5 \end{aligned}$ | $\begin{aligned} & 1 \\ & 4 \end{aligned}$ | 13 | 12 | 11 | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\begin{aligned} & \stackrel{\sim}{0} \\ & \mathrm{O}_{1} \\ & \stackrel{\rightharpoonup}{7} \end{aligned}$ | $\begin{aligned} & \stackrel{\Upsilon}{O} \\ & \mathrm{O}^{\prime} \\ & \stackrel{\mathrm{N}}{7} \end{aligned}$ | $\begin{aligned} & \text { 등 } \\ & 0 \\ & \stackrel{1}{\circ} \\ & 0 \end{aligned}$ | $\begin{aligned} & \stackrel{\Upsilon}{0} \\ & 0 \\ & 0 \\ & \vdots \\ & 0 \end{aligned}$ | $\begin{aligned} & \stackrel{\sim}{0} \\ & 0 \\ & \stackrel{1}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { 등 } \\ & 0^{\prime} \\ & \stackrel{\infty}{5} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\left\|\begin{array}{l} 0 \\ u_{1}^{2} \\ 0 \\ 0 \\ \underline{a} \\ \Sigma_{0}^{\prime} \end{array}\right\|$ | $\begin{aligned} & m_{1} \\ & 山_{\infty} \\ & \sum_{1}^{1} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & 山_{1} \\ & \sum_{1}^{n} \end{aligned}$ | 「 | $\begin{aligned} & 0_{1} \\ & 山_{\infty} \\ & \sum_{0}^{1} \end{aligned}$ |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R／W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 104．CR7 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | OUT1＿OCR | Overcurrent recovery for OUTx <br> 0 ：overcurrent recovery is turned off（default） <br> 1：overcurrent recovery is turned on |
| 22 | OUT2＿OCR |  |
| 21 | OUT3＿OCR |  |
| 20 | OUT6＿OCR |  |
| 19 | OUT7＿OCR |  |
| 18 | OUT8＿OCR |  |
| 17 | OUT15＿OCR |  |
| 16：13 | Reserved | － |
| 12 | OUT1＿SHORT＿DIS | OUTx short circuit threshold disable 0 ：short circuit threshold is enabled（default） 1：short circuit threshold is disabled |
| 11 | OUT2＿SHORT＿DIS |  |
| 10 | OUT3＿SHORT＿DIS |  |
| 9 | OUT6＿SHORT＿DIS |  |
| 8：6 | Reserved | － |
| 5 | CM＿DIR＿CONF＿1 | Current Monitor output or DIR input choice． <br> CM＿DIR＿CONF＿1 CM＿DIR＿CONF＿0 <br> 00：CM all the time（default） <br> 01：DIR when in Standby mode and CM when in Active mode <br> 10：DIR all the time |
| 4 | CM＿DIR＿CONF＿0 |  |

Table 104. CR7 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 3 | CM_SEL_3 | Current Monitor Select Bits. <br> A current image of the selected binary coded output is multiplexed to the CM output. If a corresponding output does not exist, the current monitor is deactivated. $\begin{aligned} & \text { CM_SEL_3 CM_SEL_2 CM_SEL_1 CM_SEL_0 } \\ & \text { 0000: OUT1 } \\ & \text { 0001: OUT2 } \\ & \text { 0010: OUT3 } \\ & \text { 0011: NOT AVAILABLE } \\ & \text { 0100: NOT AVAILABLE } \\ & \text { 0101: OUT6 } \\ & \text { 0110: OUT7 } \\ & \text { 0111: OUT8 } \\ & \text { 1000: OUT9 } \\ & \text { 1001: OUT10 } \\ & \text { 1010: NOT AVAILABLE } \\ & \text { 1011: NOT AVAILABLE } \\ & \text { 1100: OUT13 } \\ & \text { 1101: OUT14 } \\ & \text { 1110: OUT15 } \\ & \text { 1111: NOT AVAILABLE } \end{aligned}$ |
| 2 | CM_SEL_2 |  |
| 1 | CM_SEL_1 |  |
| 0 | CM_SEL_0 |  |

### 7.4.8 Control Register CR8 (0x08)

Figure 70. Control Register CR8

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | $4$ | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  |  |  |  |  |  |  | $\stackrel{\ulcorner }{r_{1}}$ |  | $\begin{aligned} & r_{1} \\ & z^{2} \\ & r_{1} \\ & r_{0} \\ & 0 \\ & n^{\prime} \\ & 5 \\ & \hline \end{aligned}$ |  |  |  |  | OUT7_OCR_FREQ_0 | $\begin{aligned} & r_{\prime}^{\prime} \\ & \underset{\sim}{\underset{\sim}{\underset{\sim}{u}}} \end{aligned}$ |  |  |  |  |  |
| Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 105. CR8 signals description


Table 105. CR8 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 7 | OUT7_OCR_FREQ_1 | Auto-recovery programmable frequency for OUT7 OUT7_OCR_FREQ_1 OUT7_OCR_FREQ_0 $00: 1.7 \mathrm{kHz}$ (default) <br> 01: 2.2 kHz <br> 10: 3.0 kHz <br> 11: 4.4 kHz |
| 6 | OUT7_OCR_FREQ_0 |  |
| 5 | OUT8_OCR_FREQ_1 | Auto-recovery programmable frequency for OUT8 OUT8_OCR_FREQ_1 OUT8_OCR_FREQ_0 00: 1.7 kHz (default) <br> 01: 2.2 kHz <br> 10: 3.0 kHz <br> 11: 4.4 kHz |
| 4 | OUT8_OCR_FREQ_0 |  |
| 3 | OUT15_OCR_FREQ_1 | Auto-recovery programmable frequency for OUT15 OUT15_OCR_FREQ_1 OUT15_OCR_FREQ_0 $00: 1.7 \mathrm{kHz}$ (default) <br> 01: 2.2 kHz <br> 10: 3.0 kHz |
| 2 | OUT15_OCR_FREQ_0 |  |
| 1 | OUTHB_OCR_FREQ_1 ${ }^{(1)}$ | Auto-recovery programmable frequency for OUTHB (OUT1, OUT2, OUT3, OUT6) <br> OUTHB_OCR_FREQ_1 OUTHB_OCR_FREQ_0 <br> 00: 1.7 kHz (default) <br> 01: 2.2 kHz <br> 10: 3.0 kHz <br> 11: 4.4 kHz |
| 0 | OUTHB_OCR_FREQ_0 ${ }^{(1)}$ |  |

1. For OUT1 and OUT6, in case the Short Circuit detection is disabled and the OCR is enabled, the OCR configurations with frequency 3.0 kHz and 4.4 kHz (whatever is the configured Ton value) are NOT allowed.

### 7.4.9 Control Register CR9 (0x09)

Figure 71. Control Register CR9

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | $\begin{aligned} & 1 \\ & 4 \end{aligned}$ | 13 | 12 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  | $\begin{aligned} & \text { zo } \\ & \text { O } \\ & 0 \\ & \underset{\sim}{\prime} \\ & \stackrel{\rightharpoonup}{2} \end{aligned}$ | $\begin{aligned} & \hline z \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \stackrel{1}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & Z_{1} \\ & \sum_{0} \\ & U_{1} \\ & { }^{\prime} \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & \overrightarrow{0}_{1} \\ & \stackrel{6}{5} \\ & \stackrel{5}{0} \end{aligned}$ | $\begin{aligned} & \mathbf{O}_{1} \\ & \stackrel{\rightharpoonup}{5} \\ & \underset{0}{2} \end{aligned}$ | $\begin{aligned} & \mathbf{O}_{1}^{\prime} \\ & \stackrel{m}{5} \\ & 0 \end{aligned}$ |  |  | $\begin{aligned} & \mathbf{O}_{1} \\ & \mathbf{o}^{\prime} \\ & \stackrel{\rightharpoonup}{2} \end{aligned}$ | $\begin{aligned} & 0_{1}^{\prime} \\ & \frac{1}{5} \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & \stackrel{0}{5} \\ & \stackrel{5}{5} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & \stackrel{\rightharpoonup}{5} \\ & \stackrel{\rightharpoonup}{\circ} \end{aligned}$ |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \frac{1}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & O_{1} \\ & 5 \\ & 0 \end{aligned}$ |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 106. CR9 signals description

| Bit | Name | Description |
| :---: | :--- | :--- |
| 23 | OUT8_RDSON | Select Rdson for OUT8 <br> 0: ron_low (default) <br> $1:$ ron_high |
| 22 | OUT7_RDSON | Select Rdson for OUT7 <br> 0: ron_low (default) <br> $1:$ ron_high |
| 21 | OUT1_6_RDSON | Select Rdson for both OUT6 and OUT1 <br> $0:$ ron_low (default) <br> $1:$ ron_high |
| 20 | OUT9_CCM_EN | Enable Constant Current Mode for OUT9 <br> $0:$ Disable (default) <br> $1:$ Enable |
| 19 | OUT8_CCM_EN | Enable Constant Current Mode for OUT8 <br> $0:$ Disable (default) <br> $1:$ Enable |
| 18 | OUT7_CCM_EN | Enable Constant Current Mode for OUT7 <br> $0:$ Disable (default) <br> $1: ~ E n a b l e ~$ |
| $17: 15$ | Reserved | - |

Table 106. CR9 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 14 | OUT15_OL | Open-load Threshold for OUTx <br> 0: IoLD1; high-current mode (default) <br> 1: IoLD1; low-current mode |
| 13 | OUT14_OL |  |
| 12 | OUT13_OL |  |
| 11:10 | Reserved |  |
| 9 | OUT10_OL |  |
| 8 | OUT9_OL |  |
| 7 | Reserved | - |
| 6 | OUT15_OC | Overcurrent Threshold for OUTx 0 : loc; high-current mode (default) <br> 1: loc; low-current mode |
| 5 | OUT14_OC |  |
| 4 | OUT13_OC |  |
| 3:2 | Reserved |  |
| 1 | OUT10_OC |  |
| 0 | OUT9_OC |  |

### 7.4.10 Control Register CR10 (0x0A)

Figure 72. Control Register CR10

|  | 23 | 22 | 21 | 20 |  | 18 | 17 | 16 | 1 | 5 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 |  | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\begin{aligned} & \mathbb{K} \\ & N_{1} \\ & \mathbb{O} \\ & \vdots \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathbb{C}_{1} \\ & { }_{1}^{\prime} \\ & \vdots \end{aligned}$ | $\begin{aligned} & \mathbb{K} \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \stackrel{\infty}{N} \\ & \text { N } \\ & \underset{\sim}{0} \end{aligned}$ | $\frac{\infty}{\stackrel{\infty}{\infty}}$ |  |  |  | $\begin{aligned} & \mathbb{K} \\ & \mathbb{N} \\ & \text { O } \end{aligned}$ | $\begin{aligned} & \mathbb{8} \\ & \stackrel{y}{\infty} \end{aligned}$ | $\begin{aligned} & \mathbb{4} \\ & \infty \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathbb{r}_{1} \\ & m_{1} \\ & \stackrel{0}{0} \\ & 0 \end{aligned}$ | $\begin{aligned} & \varangle \\ & N_{1} \\ & \vdots \\ & \vdots \\ & 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 4 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\mathbf{O}_{1}$ |  |  |  |  |  |  | $\begin{aligned} & \mathbb{4} \\ & 0 \\ & z_{1} \\ & \vec{u} \\ & \omega \end{aligned}$ |
| Reset | 1 | 1 | 1 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | 1 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 107. CR10 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| 23 | DIAG_2_A | Drain-source monitoring threshold for external H-bridge A <br> DIAG_2_A DIAG_1_A DIAG_0_A |

Table 107. CR10 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 22 | DIAG_1_A | 000: Vscd1_HB |
| 21 | DIAG_0_A | 001: Vscd2_HB <br> 010: Vsca3_HB <br> 011: VsCd4_HB <br> 100: Vsca5_hb <br> 101: Vsca6_HB <br> 110: VsCd7_HB <br> 111: VsCd7_HB (default) |
| 20 | DIRHA | Direction of the H -Bridge A <br> 0: HS2a and LS1a are ON; HS1a and LS2a are OFF (default) <br> 1: HS1a and LS2a are ON; HS2a and LS1a are OFF |
| 19 | SD2B | Slow decay for leg 2 of the H-bridge B |
| 18 | SDS2B | Slow decay Single for leg 2 of the H-bridge B |
| 17 | SD1B | Slow decay for leg 1 of the H-bridge $B$ |
| 16 | SDS1B | Slow decay Single for leg 1 of the H-bridge B |
| 15 | SD2A | Slow decay for leg 2 of the H-bridge A |
| 14 | SDS2A | Slow decay Single for leg 2 of the H-bridge A |
| 13 | SD1A | Slow decay for leg 1 of the H-bridge A |
| 12 | SDS1A | Slow decay Single for leg 1 of the H-bridge A |
| 11 | COPT_3_A | Cross current protection time ( H -Bridge A ) |
| 10 | COPT_2_A | COPT_3_A COPT_2_A COPT_1_A COPT_0_A |
| 9 | COPT_1_A | 0001: tccp0001 |
| 8 | COPT_0_A | ```0010: tccpo010 0011: tccp0011 0100: tccp0100 0101: tccp0101 0110: tccp0110 0111: tccp0111 1000: tccp1000 1001: tccp1001 1010: tccp1010 1011: tccp1011 1100: tccp1100 1101: tccp1101 1110: tccp1110 1111: tccp1111 (default)``` |
| 7 | H_OLTH_HIGH_A | H-bridge A OL high threshold ( $5 / 6$ * Vs) select |
| 6 | OL_H1L2_A | Test open-load condition between H 1 and L 2 of the H -Bridge A |
| 5 | OL_H2L1_A | Test open-load condition between H 2 and L 1 for H -bridge A |

Table 107. CR10 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 4 | SLEW_4_A | Binary coded slew rate of H -bridge A <br> SLEW_4_A SLEW_3_A SLEW_2_A SLEW_1_A SLEW_0_A <br> (bit0 = LSB; bit4 = MSB) <br> 00000: Control disabled (default) <br> 11111: IgHxmax |
| 3 | SLEW_3_A |  |
| 2 | SLEW_2_A |  |
| 1 | SLEW_1_A |  |
| 0 | SLEW_0_A |  |

### 7.4.11 Control Register CR11 (0x0B)

Figure 73. Control Register CR11

|  | 23 | 22 | 21 | 2 | 19 | 18 | 17 | 16 | 15 | $\begin{aligned} & 1 \\ & 4 \end{aligned}$ | 13 | 12 | 11 | 10 | 9 |  | 7 | 6 | 5 |  | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  | se |  |  |  | $\begin{aligned} & \hline{\underset{\sim}{1}}_{1}^{\prime} \\ & \mathrm{O}_{1} \\ & \mathrm{~T}^{\prime} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & I_{1} \\ & \underset{\sim}{I} \end{aligned}$ | $\begin{aligned} & \bar{I}^{\prime} \\ & I^{\prime} \end{aligned}$ | $\begin{aligned} & O_{1} \\ & I^{\prime} \\ & I_{1}^{\prime} \end{aligned}$ | $\begin{aligned} & \infty \\ & \underset{\sim}{u} \\ & \underset{\sim}{n} \end{aligned}$ |  |  | ser |  |  |  |  | U |  | $\begin{aligned} & \star_{l} \\ & U^{\prime} \end{aligned}$ | $\begin{gathered} m_{1}^{\prime} \\ 0^{\prime} \end{gathered}$ | $\begin{aligned} & N_{1} \\ & \text { U } \end{aligned}$ | 'ا | $\begin{aligned} & O_{1} \\ & \hline \end{aligned}$ |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 108. CR11 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23:18 | Reserved | - |
| 17 | GH_OL_EN | Control open-load diagnosis for Gate Heater output 0 : open-load diagnosis off (default) <br> 1: open-load diagnosis on |
| 16 | GH_TH_2 | Drain source monitoring threshold voltage for external heater MOSFET$\begin{aligned} & \text { GH_TH_2 GH_TH_1 GH_TH_0 } \\ & \text { 000: VsCd1_HE } \\ & \text { 001: VsCd2_HE } \\ & \text { 010: VsCd3_HE } \\ & \text { 011: VsCd4_HE } \\ & \text { 100: VsCd5_HE } \\ & \text { 101: VsCd6_HE } \\ & \text { 110: VsCd7_HE } \\ & \text { 111: VsCd8_HE (default) } \end{aligned}$ |
| 15 | GH_TH_1 |  |
| 14 | GH_TH_0 |  |
| 13 | ECV_LS | Control of ECV low-side switch <br> 0 : ECV low-side switch off (default) <br> 1: ECV low-side switch on |

Table 108. CR11 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 12 | ECV_OCR | Overcurrent recovery for output ECV <br> 0 : overcurrent recovery is turned off (default) <br> 1: overcurrent recovery is turned on |
| 11:9 | Reserved | - |
| 8 | ECON | Electro-chrome Control <br> The electro-chrome control enables the driver at pin ECDR and switches OUT10 directly on ignoring the control bits OUT10_x in CR5 <br> 0 : Electro-chrome control off (default) <br> 1: Electro-chrome control on |
| 7:6 | Reserved | - |
| 5 | EC_5 | EC Reference Voltage Bits <br> The reference voltage for the electro-chrome voltage controller at pin ECV is binary coded. $\text { (bit0 = LSB; bit5 = MSB) } 00 \text { 0000: VECV = } 0 \text { V }$ <br> xx xxxx: VECV = VctrLmax/63 x register value <br> 11 1111: VECV = VCTRLmax <br> For ECV_HV (Configuration Register) $=0$, the maximum EC control voltage is clamped at lower value (see Section 3.4.20: Electro-chrome mirror driver) <br> EC_x bits are set to 0 after wake-up from VBAT_Standby mode |
| 4 | EC_4 |  |
| 3 | EC_3 |  |
| 2 | EC_2 |  |
| 1 | EC_1 |  |
| 0 | EC_0 |  |

### 7.4.12 Control Register CR12 (0x0C)

Figure 74. Control Register CR12

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |  |  |  | 3 | 12 | 11 | 10 |  |  | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  |  |  |  | $\sum_{0}$ |  |  |  |  |  |  | ■ |  | $\begin{aligned} & \underset{\sim}{\otimes} \\ & \stackrel{\rightharpoonup}{\otimes} \\ & \stackrel{\otimes}{\otimes} \\ & \underset{\sim}{0} \end{aligned}$ |  |  |  |  |  |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 |
| Access |  |  |  |  |  |  |  |  |  |  | R/W |  |  |  |  |  |  |  |  |  |  |  |

Table 109. CR12 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | PMW1_FREQ_1 | Frequency of PWM channel PWM1 <br> 00: fpwmx(00) (default) <br> 01: fpwmx(01) <br> 10: fpwmx(10) <br> 11: fpwmx(11) |
| 22 | PMW1_FREQ_0 |  |
| 21 | PMW2_FREQ_1 | Frequency of PWM channel PWM2 00: fpwmx(00) (default) <br> 01: fPwmx(01) <br> 10: fPWMx(10) <br> 11: fPWmx(11) |
| 20 | PMW2_FREQ_0 |  |
| 19 | PMW3_FREQ_1 | Frequency of PWM channel PWM3 00: fpwmx(00) (default) <br> 01: fpwmx(01) <br> 10: fpWMx(10) <br> 11: fPWmx(11) |
| 18 | PMW3_FREQ_0 |  |
| 17 | PMW4_FREQ_1 | Frequency of PWM channel PWM4 00: fPWMx(00) (default) <br> 01: fPWmx(01) <br> 10: fPWmx(10) <br> 11: fpwmx(11) |
| 16 | PMW4_FREQ_0 |  |
| 15 | PMW5_FREQ_1 | Frequency of PWM channel PWM5 00: fpwmx(00) (default) <br> 01: fPWmx(01) <br> 10: fPWmx(10) <br> 11: fpwmx(11) |
| 14 | PMW5_FREQ_0 |  |
| 13 | PMW6_FREQ_1 | Frequency of PWM channel PWM6 00: fpwmx(00) (default) <br> 01: fpwmx(01) <br> 10: fpwmx(10) <br> 11: fPWmx(11) |
| 12 | PMW6_FREQ_0 |  |
| 11 | PMW7_FREQ_1 | Frequency of PWM channel PWM7 <br> 00: fpwmx(00) (default) <br> 01: fpwmx(01) <br> 10: fpwmx(10) <br> 11: fPWmx(11) |
| 10 | PMW7_FREQ_0 |  |
| 9:0 | Reserved | - |

### 7.4.13 Control Register CR13 (0x0D) to CR16 (0x10)

Figure 75. Control Register CR13 to CR16

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |  | 5 | 14 | 13 |  | 1 | 10 | 9 | 8 | 7 | 6 |  | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  | $\sigma^{\prime}$ $0^{\prime}$ $\sum_{0}^{\prime}$ $\sum_{0}^{x}$ | $\begin{aligned} & \infty \\ & 0^{\prime} \\ & Q_{1} \\ & \sum_{i}^{x} \end{aligned}$ | $\begin{array}{\|l\|} \hline{ }_{n}^{\prime} \\ 0^{\prime} \\ a_{1} \\ \sum_{\substack{x}} \end{array}$ |  | $\begin{aligned} & n_{1}^{\prime} \\ & 0_{1}^{\prime} \\ & \sum_{1}^{x} \end{aligned}$ | $a$ |  |  | $\begin{array}{\|l\|} \hline N_{1} \\ O_{1} \\ a_{1} \\ \sum_{\substack{x}} \end{array}$ | $\overrightarrow{0}$ |  |  |  |  | $\begin{aligned} & \infty \\ & 0 \\ & 0 \\ & \sum_{1}^{\prime} \\ & \sum_{0}^{\lambda} \end{aligned}$ | $\begin{aligned} & \mathrm{N}_{1}^{\prime} \\ & \mathrm{O}_{1} \\ & \sum_{i}^{n} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & i \\ & \sum_{i}^{2} \end{aligned}$ |  |  |  | $\begin{aligned} & m_{1} \\ & 0 \\ & 0 \\ & \sum_{2} \\ & \sum_{0}^{n} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \mathcal{O}_{1} \\ & \sum_{i}^{n} \end{aligned}$ | $\begin{aligned} & F_{1}^{\prime} \\ & 0_{1} \\ & \sum_{i}^{1} \end{aligned}$ | 0 0 0 1 $\vdots$ $\vdots$ 0 0 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

where: $x=1+(z * 2), z=0$ to 3
$y=2+\left(z^{*} 2\right), z=0$ to 2
Table 110. CR13 to CR16 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23:22 | Reserved | - |
| 21 | PWMx_DC_9 | Binary coded on-duty cycle of PWM channel PWMx (bit12 = LSB; bit21 = MSB) <br> 000000 0000: duty cycle 0\% (default) <br> xx xxxx xxxx: duty cycle 100\%/1024 x register value 111111 1111. duty cycle 99,9\% |
| 20 | PWMx_DC_8 |  |
| 19 | PWMx_DC_7 |  |
| 18 | PWMx_DC_6 |  |
| 17 | PWMx_DC_5 |  |
| 16 | PWMx_DC_4 |  |
| 15 | PWMx_DC_3 |  |
| 14 | PWMx_DC_2 |  |
| 13 | PWMx_DC_1 |  |
| 12 | PWMx_DC_0 |  |
| 11:10 | Reserved | - |
| 9 | PWMy_DC_9 | Binary coded on-duty cycle of PWM channel PWMy (bit0 = LSB; bit9 = MSB) 000000 0000: duty cycle 0\% (default) <br> xx xxxx xxxx: duty cycle $100 \% / 1024$ x register value 111111 1111. Duty cycle $99,9 \%{ }^{(1)}$ Binary coded on-duty cycle of PWM channel PWMy |
| 8 | PWMy_DC_8 |  |
| 7 | PWMy_DC_7 |  |
| 6 | PWMy_DC_6 |  |
| 5 | PWMy_DC_5 |  |
| 4 | PWMy_DC_4 |  |
| 3 | PWMy_DC_3 |  |
| 2 | PWMy_DC_2 |  |
| 1 | PWMy_DC_1 |  |
| 0 | PWMy_DC_0 |  |

1. To have Duty Cycle equal to $100 \%$ for the Output $X$ (where $X=7,8,9,10,13,14,15$ ), the related Output Configuration shall be set in ON mode (OUTX_3-2-1-0 = 0001; see Table 102: OUTx Configuration bits).

### 7.4.14 Control Register CR17 (0x11) to CR20 (0x14)

Figure 76. Control Registers CR17-CR20

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 |  |  | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  |  |  |  |  |  | N |  |  |  |  | 3 3 2 2 0 0 0 0 1 1 1 1 $\vdots$ 0 |  |  |  |  |  |  |  | $\begin{aligned} & N_{1} \\ & \underset{\sim}{u} \\ & \underset{\sim}{\prime} \\ & \underset{\sim}{\lambda} \end{aligned}$ | $\stackrel{\underset{c}{r}}{\stackrel{\rightharpoonup}{\sim}}$ |  |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

where: $x=7+\left(z^{*} 2\right), z=0,1,3,4$
$y=8+\left(z^{*} 2\right), z=0,1,3$
Table 111. CR17 to CR20 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | Reserved | - |
| 22 | OUTx_AUTOCOMP_EN | Setting this bit to '1' enables the automatic Vs compensation for OUTx |
| 21 | OUTx_VLED_9 | Binary coded nominal LED voltage of OUTx (bit12 = LSB; bit21 = MSB) 000000 0000: VLed $=0 \mathrm{~V}$ (default) <br> xx xxxx xxxx: VLED = VAINvs /1024 x register value <br> 011101 0000: VLed = Vainvs <br> VLED is clamped at 10 V ( $0 \times 1 \mathrm{DOh}$ ) |
| 20 | OUTx_VLED 8 |  |
| 19 | OUTx_VLED_7 |  |
| 18 | OUTx_VLED_6 |  |
| 17 | OUTx_VLED_5 |  |
| 16 | OUTx_VLED_4 |  |
| 15 | OUTx_VLED_3 |  |
| 14 | OUTx_VLED_2 |  |
| 13 | OUTx_VLED_1 |  |
| 12 | OUTx_VLED_0 |  |
| 11 | Reserved | - |
| 10 | OUTy_AUTOCOMP_EN | Setting this bit to '1' enables the automatic Vs compensation for OUTy |

Table 111. CR17 to CR20 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 9 | OUTy_VLED_9 | Binary coded nominal LED voltage of OUTy (bit0 = LSB; bit9 = MSB) <br> 000000 0000: VLED $=0$ V (default) <br> xx xxxx xxxx: VLED = VAINVs /1024 x register value <br> 011101 0000: VLed = Vainvs <br> VLED is clamped at 10 V ( $0 \times 1 \mathrm{DOh}$ ) |
| 8 | OUTy_VLED_8 |  |
| 7 | OUTy_VLED_7 |  |
| 6 | OUTy_VLED_6 |  |
| 5 | OUTy_VLED_5 |  |
| 4 | OUTy_VLED_4 |  |
| 3 | OUTy_VLED_3 |  |
| 2 | OUTy VLED 2 |  |
| 1 | OUTy_VLED_1 |  |
| 0 | OUTy_VLED_0 |  |

### 7.4.15 Control Register CR21 (0x15)

Figure 77. Control Register CR21


Table 112. CR21 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | DIAG_2_B | Drain-source monitoring threshold for external H-bridge $B$ DIAG_2_B DIAG_1_B DIAG_0_B |
| 22 | DIAG_1_B | 000: VsCd1_HB |
| 21 | DIAG_0_B | 010: VsCd3_HB <br> 011: Vscd4_HB <br> 100: VsCd5_HB <br> 101: VsCd6_HB <br> 110: VsCd7_HB <br> 111: VsCd7_HB (default) |
| 20 | DIRHB | Direction of the H -bridge B <br> 0 : HS2b and LS1b are ON; HS1b and LS2b are OFF (default) <br> 1: HS1b and LS2b are ON; HS2b and LS1b are OFF |
| 19:12 | Reserved | - |
| 11 | COPT_3_B | Cross current protection time ( H -bridge B ) COPT_3_B COPT_2_B COPT_1_B COPT_0_B 0000: tccpoooo <br> 0001: tccp0001 <br> 0010: tccp0010 |
| 10 | COPT_2_B | $0100: \text { tccpo100 }$ |
| 9 | COPT_1_B | 0101: tccpo101 |
| 8 | COPT_0_B | $\begin{aligned} & \text { 0111: tccp0111 } \\ & \text { 1000: tccp1000 } \\ & \text { 1001: tccp1001 } \\ & \text { 1010: tccp1010 } \\ & \text { 1011: tccp1011 } \\ & \text { 1100: tccp1100 } \\ & \text { 1101: tccp1101 } \\ & \text { 1110: tccp1110 } \\ & \text { 1111: tccp1111 (default) } \end{aligned}$ |
| 7 | H_OLTH_HIGH_B | H-bridge B OL high threshold ( $5 / 6$ * Vs) select |
| 6 | OL_H1L2_B | Test open-load condition between H 1 and L 2 of the H -Bridge B |
| 5 | OL_H2L1_B | Test open-load condition between H 2 and L 1 for H -bridge B |

Table 112. CR21 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 4 | SLEW_4_B | Binary coded slew rate of H -bridge B <br> SLEW_4_B SLEW_3_B SLEW_2_B SLEW_1_B SLEW_0_B <br> (bit0 = LSB; bit4 = MSB) <br> 00000: Control disabled (default) <br> 11111: $\mathrm{I}_{\mathrm{GHxmax}}$ |
| 3 | SLEW_3_B |  |
| 2 | SLEW_2_B |  |
| 1 | SLEW_1_B |  |
| 0 | SLEW_0_B |  |

### 7.4.16 Control Register CR22 (0x16)

Figure 78. Control Register CR22

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 1 | 1 |  | 12 | 11 | 10 | 9 | 8 | 7 |  | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | Reserved |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\xrightarrow{4}$ | $\sum_{\underline{U}}^{0}$ | 3 3 3 |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 113. CR22 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| $23: 5$ | Reserved | - |
| 4 | GENERATOR_MODE_EN | Generator Mode control enable: <br> 0: Generator Mode is disabled <br> $1:$ Generator Mode is enabled (default) |
| 3 | DEBUG_EXIT | SW-Debug mode exit <br> 0: stay in SW-Debug mode (default) <br> $1:$ exit from SW Debug mode <br> When exiting from SW-Debug mode, the watchdog starts with a Long Open <br> Window. <br> This bit has only effect in SW-Debug mode (no effect in Normal mode) |
| 2 | CP_OFF | Charge pump control <br> $0:$ Enabled; charge pump on in active mode (default) <br> $1: ~ D i s a b l e d ; ~ c h a r g e ~ p u m p ~ o f f ~ i n ~ a c t i v e ~ m o d e ~$ <br> setting CP_OFF = 1 is only possible when CP_OFF_EN = 1 |
|  |  |  |

Table 113. CR22 signals description (continued)

| Bit | Name | Description |
| :---: | :--- | :--- |
| 1 | ICMP | V1 load current supervision <br> $0:$ Enabled; Watchdog is disabled in V1 Standby when $I_{V 1}<I_{\text {CMP }}$ (default) <br> $1:$ Disabled; watchdog is disabled upon transition into V1_Standby mode <br> setting ICMP $=1$ is only possible when ICMP_CONFIG_EN $=1$ |
| 0 | WD_EN | Watchdog Enable <br> $0:$ Watchdog disabled <br> $1:$ Watchdog enabled (default) <br> Writing to this bit is only possible during CAN Flash mode (VTxDL $>V_{\text {flash }}$ |

### 7.4.17 Configuration Register (0x3F)

Figure 79. Configuration Register

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 |  |  | 12 | 11 | 10 | 9 | 8 | 7 |  | 6 | 5 | 4 | 3 | 2 | 1 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\begin{aligned} & 0 \\ & \frac{0}{U} \\ & 0 \\ & 0 \\ & P^{\prime} \end{aligned}$ |  | $\begin{aligned} & \underset{Z}{Z} \\ & \omega_{1} \\ & \underline{Z} \end{aligned}$ | $\begin{aligned} & \frac{0}{u} \\ & \stackrel{\rightharpoonup}{Z} \\ & 0 \\ & 0 \\ & 0 \\ & \end{aligned}$ |  |  |  |  |  | $\bar{s}$ |  |  |  | $\begin{aligned} & 1 \\ & 0 \\ & \frac{1}{1} \\ & 0 \\ & \vdots \\ & \Sigma \end{aligned}$ |  |  |  |  |  | 0 <br> 1 <br> 2 <br> 0 <br> 0 <br> 3 <br> 0 <br> 3 <br> 0 <br> 0 <br> 0 |  |  |  | $\sum_{0}^{\mathbb{1}}$ |  |  | $\stackrel{\text { v }}{\underline{\sim}}$ |
| Reset | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |
| Access | R/W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 114. Configuration Register signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| 23 | WU_CONFIG | Configuration of input pin WU Input configured as wake-up input <br> 0: WU configured as wake-up input <br> 1: WU configured for input voltage measurement (default) |
| 22 | LIN_WU_CONFIG | Configuration of LIN wake-up behavior <br> 0: wake up at recessive - dominant - recessive with tdom > tdom_LIN (default) <br> (according to LIN 2.2a and Hardware Requirements for Transceivers version <br> $1.3)$ <br> $1:$ wake up at recessive - dominant transition |
| 21 | LIN_HS_EN | Configuration of LIN transceiver bit rate <br> 0: LIN transceiver in normal communication mode (20kbit/s) (default) <br> $1:$ LIN transceiver in high speed mode for fast Flashing (115kbit/s) |
| 20 | TSD_CONFIG | Configuration of thermal shutdown behavior <br> 0: in case of TSD1 all power stages are switched off (default) <br> 1: selective shut down of power stage cluster |

Table 114. Configuration Register signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 19 | ECV_HV | Configuration of maximum voltage of electrochrome controller (see electrical parameter VctrLmax) <br> 0 : maximum electrochrome controller voltage clamped to 1.2 V (typ); (default) <br> 1: maximum electrochrome controller voltage set to 1.5 V (typ) |
| 18 | V2_CONFIG | Configuration of V2 <br> 0 : V2 is Voltage Regulator (default) <br> 1: V2 is Voltage Tracker of V1 |
| 17 | ICMP_CONFIG_EN | ICMP configuration Enable <br> 0 : writing ICMP $=1$ is blocked (writing ICMP=0 is possible); (default) <br> 1: writing ICMP = 1 is possible with next SPI command bit is automatically reset to 0 after next SPI command |
| 16 | WD_CONFIG_EN | Watchdog configuration Enable <br> 0 : writing to WD Configuration (CR2 [0:1] is blocked (default) <br> 1: writing to WD Configuration Bits is possible with next SPI command bit is automatically reset to 0 after next SPI command |
| 15 | MASK_OL_HS1 | Mask Open-load HS1 <br> 0 : Open-load condition at HS1 is not masked (default) <br> 1: Open-load condition at HS1 is masked <br> i.e. it is reported as a Functional Error (GSB bit 3) but not as a Global Error (GSB bit 7) |
| 14 | MASK_OL_LS1 | Mask Open-load LS1 <br> 0 : Open-load condition at LS1 is not masked (default) <br> 1: Open-load condition at LS1 is masked <br> i.e. it is reported as a Functional Error (GSB bit 3) but not as a Global Error (GSB bit 7) |
| 13 | MASK_TW | Mask Thermal Warning <br> 0 : Thermal warning is not masked (default) <br> 1: Thermal warning is masked <br> i.e. it is reported as a Global Warning (GSB bit 1) but not as a Global Error (GSB bit 7) |
| 12 | MASK_EC_OL | Mask Electro-chrome Open-load <br> 0 : Open-load condition at ECV and OUT10 is not masked (default) <br> 1: Open-load condition at ECV and OUT10 is masked i.e. it is reported as a Functional Error (GSB bit 3) but not as a Global Error (GSB bit 7) |
| 11 | MASK_OL | Mask open-load <br> 0 : Open-load condition at all outputs are not masked (default) <br> 1: Open-load condition at all outputs are masked <br> i.e. it is reported as a Functional Error (GSB bit 3) but not as a Global Error (GSB bit 7) |
| 10 | MASK_SPIE | Mask SPI error <br> 0 : SPI errors are not masked (default) <br> 1: SPI errors are masked <br> i.e. reported as an SPI Error (GSB bit 5) but not as a Global Error (GSB bit 7) |

Table 114. Configuration Register signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 9 | MASK_PLE | Mask physical layer error <br> 0 : Physical Layer Errors are not masked (default) <br> 1: Physical Layer Errors are masked <br> i.e. reported as a Physical Layer Error (GSB bit 4) but not as a Global Error (GSB bit 7) |
| 8 | MASK_GW | Mask global warning <br> 0 : Global Warning conditions are not masked (default) <br> 1: Global Warning conditions are masked <br> i.e. reported as a Global Warning (GSB bit 1) but not as a Global Error (GSB bit 7) |
| 7 | CP_OFF_EN | Charge pump control enable <br> 0 : writing CP_OFF $=1$ is blocked (writing CP OFF $=0$ is possible); (default) <br> 1: writing CP_OFF $=1$ is possible with next SPI command <br> Bit is automatically reset to 0 after next SPI command |
| 6 | CP_LOW_CONFIG | Charge pump low configuration <br> 0 : CP_low (SR 2, bit 9) is latched and outputs are off until R\&C; (default) <br> 1: CP_low (SR 2, bit 9) is a 'live' bit; outputs are re-activated automatically upon recovery of the charge pump output voltage |
| 5 | CP_DITH_DIS | Charge pump clock dithering <br> 0 : CP clock dithering is enabled; (default) <br> 1: CP clock dithering is disabled |
| 4 | FS_FORCED | Force LSx_FSO ON <br> LSx_FSO low-side outputs are forced ON (to allow diagnosis of the fail-safe path) <br> 0: LSx_FSO outputs are controlled by the Fail-safe logic (default) <br> 1: LSx_FSO outputs are forced ON and the device enters Fail-Safe mode; no NReset is generated |
| 3 | Reserved | - |
|  | DMA | H-bridge A configuration <br> 0 : single motor mode (default) <br> 1: dual motor mode |
|  | DMB | H-bridge B configuration <br> 0 : single motor mode (default) <br> 1: dual motor mode |
| 0 | TRIG | Watchdog Trigger bit |

### 7.5 Status registers

### 7.5.1 Status Register SR1 (0x31)

Figure 80. Status Register SR1 ( $0 \times 31$ )


Table 115. SR1 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| 23 | VS_OV_WAKEUP | Wake-up by VS OV: shows wake up source <br> $1:$ wake-up <br> Bits are latched until a "Read and clear" command |
| 22 | WU_STATE | State of WU input <br> $0:$ input level is low <br> $1:$ input level is high <br> The bit shows the momentary status of WU and cannot be cleared ("Live bit") <br> Note: The status is only valid if WU is configured as wake-up input in <br> Configuration Register (Ox3F). Otherwise this bit is read at its previous logic <br> state |
| 21 | SGND_LOSS | SGND Loss: shows the Signal GND loss <br> $1:$ SGND Loss <br> Bit is latched until a "Read and clear" command |
| 20 | WU_WAKE | Wake-up by WU: shows wake up source <br> $1:$ wake-up <br> Bits are latched until a "Read and clear" command |
| 19 | WAKE_CAN | Wake-up by CAN: shows wake up source <br> $1:$ wake-up <br> Bits are latched until a "Read and clear" command |
| 18 | WAKE_LIN | Wake-up by LIN: shows wake up source <br> $1:$ wake-up <br> Bits are latched until a "Read and clear" command |

Table 115. SR1 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 17 | WAKE_TIMER | Wake-up by Timer: shows wake up source <br> 1: wake-up <br> Bits are latched until a "Read and clear" command |
| 16 | DEBUG_ACTIVE | Debug Mode Active: indicates Device is in Debug mode <br> 1: Debug mode <br> The bit shows the momentary status and cannot be cleared ("Live bit") |
| 15 | V1UV | Indicates undervoltage condition at voltage regulator V1 (V1 < VRTx) <br> 1: undervoltage <br> Bit is latched until a "Read and clear" command |
| 14 | V1_RESTART_2 | Indicates the number of TSD2 events which caused a restart of voltage |
| 13 | V1_RESTART_1 |  |
| 12 | V1_RESTART_0 | TSD2 event occurs within 1 minute. |
| 11 | WDFAIL_CNT_3 |  |
| 10 | WDFAIL_CNT_2 | Indicates number of subsequent watchdog failures. |
| 9 | WDFAIL_CNT_1 | Bits cannot be cleared; will be cleared with a valid watchdog trigger |
| 8 | WDFAIL CNT_0 |  |
| 7 | DEVICE_STATE_1 |  |
| 6 | DEVICE_STATE_0 | 00: Active mode, after Read\&Clear command or after Flash mode state <br> 01: Active mode after wake-up from V1_Standby mode (before Read\&Clear command) <br> 10: in Active mode after Power-on or after wake-up from VBAT_Standby mode (before Read\&Clear command) <br> 11: Flash mode (LIN Flash or CAN Flash mode) <br> Bit is latched until a "Read and clear" command <br> After a "read and clear access", the device state will be updated |
| 5 | TSD2 | Thermal Shutdown 2 was reached Bit is latched until a "Read and clear" command |
| 4 | TSD1 | Thermal Shutdown 1 was reached (Logical Or combination of all TSD1_CLx; see status register SR6). <br> This bit cannot be cleared directly. It is reset if the corresponding TSD1_CLx bits in SR6 are cleared. |
| 3 | $\begin{aligned} & \text { FORCED_SLEEP_ } \\ & \text { TSD2/V1SC } \end{aligned}$ | Device entered Forced VBAT_Standby mode due to: <br> Thermal shutdown or <br> Short circuit on V1 during startup <br> Bit is latched until a "Read and clear" command |
| 2 | FORCED_SLEEP_WD | Device entered Forced VBAT_Standby mode due to multiple watchdog failures Bit is latched until a "Read and clear" command |

Table 115. SR1 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :--- |
| 1 | WDFAIL | Watchdog failure <br> Bit is latched until a "Read and clear" command |
| 0 | VPOR | Vs Power-on Reset threshold (VPOR) reached Bit is latched until a "Read and <br> clear" command |

### 7.5.2 Status Register SR2 (0x32)

Figure 81. Status Register SR2 (0x32)

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 1 | 14 | 13 | 1 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  |  |  |  | $\begin{aligned} & 3 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \vdots \\ & z_{0}^{\prime} \end{aligned}$ | $\left\lvert\, \begin{aligned} & \widetilde{\sim}_{1} \\ & N_{1} \\ & I_{1} \\ & z_{0} \\ & \sum_{0}^{2} \end{aligned}\right.$ | $\begin{aligned} & \text { 尔 } \\ & \text { z } \\ & \sum_{0}^{0} \end{aligned}$ | $\begin{aligned} & \mathbb{K} \\ & N_{1}^{\prime} \\ & \mathcal{N}^{\prime} \\ & \sum_{0}^{0} \end{aligned}$ | $\begin{aligned} & \alpha_{1} \\ & j_{n} \\ & s_{1} \\ & z_{0}^{2} \\ & \sum_{1} \end{aligned}$ | $\begin{aligned} & \sum_{0}^{0} \\ & \geqq \\ & \geqq \\ & \vdots \\ & \bar{\omega} \end{aligned}$ |  |  | 3 | $\begin{aligned} & \text { U } \\ & \text { N } \end{aligned}$ | $\stackrel{\stackrel{1}{\mathbf{N}}}{\stackrel{y}{\mid}}$ | $\frac{\stackrel{1}{\underset{\mid}{⿺}}}{\stackrel{1}{5}}$ |  |  | $\begin{aligned} & 3 \\ & J_{1} \\ & 0 \\ & \underset{\sim}{x} \\ & \underset{y}{n} \end{aligned}$ | $\begin{aligned} & \mathrm{O}_{1} \\ & \mathrm{SO}_{1} \end{aligned}$ | 3 3 9 |
| Access | R/C |  |  |  |  |  |  |  |  |  |  |  |  | R | R/C |  |  |  |  |  |  |  |  |  |

Table 116. SR2 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| 23 | LIN_PERM_DOM | LIN bus signal is dominant for $t>$ tdom(bus) <br> Bit is latched until a "Read and clear" command |
| 22 | LIN_TXD_DOM | TxD_L pin is dominant for $t>$ tdom(TXDL) <br> The LIN transmitter is disabled until the bit is cleared Bit is latched until a "Read and <br> clear" command |
| 21 | LIN_PERM_REC | LIN bus signal does not follow TxD_L within tLIN <br> The LIN transmitter is disabled until the bit is cleared Bit is latched until a "Read and <br> clear" command |
| 20 | CAN_RXD_REC | RxD_C has not followed TxD_C for 4 times <br> The CAN transmitter is disabled until the bit is cleared Bit is latched until a "Read <br> and clear" command |
| 19 | CAN_PERM_REC | CAN bus signal did not follow TxD_C for 4 times <br> The CAN transmitter is disabled until the bit is cleared Bit is latched until a "Read <br> and clear" command |
| 18 | CAN_PERM_DOM | CAN bus signal is dominant for $t>$ tcAN <br> Bit is latched until a "Read and clear" command |
| 17 | CAN_TXD_DOM | TxD_C pin is dominant for $t>$ tdom(TXDC) <br> The CAN transmitter is disabled until the bit is cleared Bit is latched until a "Read <br> and clear" command |

Table 116. SR2 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 16 | CAN_SUP_LOW | Voltage at CAN supply pin reached the CAN supply low warning threshold VcANSUP <br> < Vcansuplow <br> Bit is latched until a "Read and clear" command |
| 15 | DSMON_HS2_A | Drain-Source Monitoring for H -bridge A <br> ' 1 ' indicates a short-circuit or open-load condition was detected Bit is latched until a "Read and clear" command |
| 14 | DSMON_HS1_A |  |
| 13 | DSMON_LS2_A |  |
| 12 | DSMON_LS1_A |  |
| 11 | SPI_INV_CMD | Invalid SPI command <br> ' 1 ' indicates one of the following conditions was detected: <br> - access to undefined address <br> - Write operation to Status Register <br> - DI stuck at '0' or '1' <br> - CSN timeout <br> - Parity failure <br> - invalid or undefined setting <br> - SPI access during VS_OV conditions (when Generator_Mode_EN = 1) <br> The SPI frame is ignored <br> Bit is latched until a "Read and clear" command |
| 10 | SPI_SCK_CNT | SPI clock counter <br> ' 1 ' indicates an SPI frame with wrong number of CLK cycles was detected Bit is latched until a valid SPI frame |
| 9 | CP_LOW | Charge pump voltage low ' 1 ' indicates that the charge pump voltage is too low Bit is latched until a "Read and clear" command |
| 8 | TW | Thermal warning ' 1 ' indicates the temperature has reached the thermal warning threshold (logical OR combination of bits TW_CLx in SR6) <br> Bit is latched until a "Read and clear" command |
| 7 | V2SC | V2 short circuit detection <br> '1' indicates a short circuit to GND condition of V 2 at turn-on of the regulator (V2 < V2_fail for $t>$ tv2_short) <br> Bit is latched until a "Read and clear" command |
| 6 | V2FAIL | V2 failure detection <br> '1' indicates a V2 fail event occurred since last readout (V2 < V2_fail for $t>$ tv2_fail) Bit is latched until a "Read and clear" command |
| 5 | V1FAIL | V1 failure detection '1' indicates a V1 fail event occurred since last readout (V1 < V1_fail for t> tv1_fail) Bit is latched until a "Read and clear" command |

Table 116. SR2 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :--- |
| 4 | VSREG_EW | VSREG early warning <br> '1' indicates the voltage at VSREG has reached the early warning threshold <br> (configured in CR3) <br> In Active mode, an interrupt pulse is generated at NINT Bit is latched until a "Read <br> and clear" command. <br> Bit needs a "Read and clear" command after wake-up from standby modes |
| 3 | VSREG_OV | VsREG overvoltage <br> '1' indicates the voltage at VSREG has reached the overvoltage threshold Bit is <br> latched until a "Read and clear" command |
| 2 | VSREG_UV | VsREG undervoltage <br> '1' indicates the voltage at VSREG has reached the undervoltage threshold Bit is <br> latched until a "Read and clear" command |
| 1 | VS_OV | Vs overvoltage <br> '1' indicates the voltage at Vs has reached the overvoltage threshold Bit is latched <br> until a "Read and clear" command |
| 0 | VS_UV | Vs undervoltage <br> '1' indicates the voltage at Vs has reached the undervoltage threshold Bit is latched <br> until a "Read and clear" command |

### 7.5.3 Status Register SR3 (0x33)

Figure 82. Status Register SR3 (0x33)

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 1 | 12 | 11 | 1 | 9 |  |  |  | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\rightharpoonup}{E} \\ & \infty \\ & 0 \\ & 0 \\ & \stackrel{\prime}{\prime} \\ & \stackrel{\rightharpoonup}{5} \end{aligned}$ |  |  |  |  | $\begin{aligned} & \infty_{1} \\ & \omega_{0} \\ & I_{1} \\ & z_{0} \\ & \sum_{n} \end{aligned}$ | $\begin{aligned} & \infty \\ & N_{1} \\ & \omega_{1} \\ & z^{2} \\ & \sum_{0}^{2} \end{aligned}$ | $\begin{aligned} & \infty \\ & \bar{\omega} \\ & \underset{1}{\prime} \\ & z_{0} \\ & \sum_{0}^{2} \end{aligned}$ | $\begin{aligned} & \underset{\sim}{0} \\ & \underset{\Delta}{0} \\ & \underset{\sim}{0} \\ & \underset{\sim}{2} \end{aligned}$ | $\left\|\begin{array}{l} 0 \\ 0 \\ 0 \\ 0 \\ 00 \\ 0 \\ 0 \\ 0 \end{array}\right\|$ |  |
| Access | R/C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | R/C |  |  |  |  |  |  |

Table 117. SR3 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | OUT1_HS_OC_TH_EX | Overcurrent shutdown for (OUT1-2-3-6-7-8) |
| 22 | OUT1_LS_OC_TH_EX |  |
| 21 | OUT2_HS_OC_TH_EX |  |
| 20 | OUT2_LS_OC_TH_EX | ' 1 ' indicates the output was shut down due to overcurrent condition. If Overcurrent Recovery is disabled (CR7: OUTx_OCR = 0): |
| 19 | OUT3_HS_OC_TH_EX | Bit is set upon overcurrent condition and output is turned off. If Overcurrent Recovery is enabled (CR7: OUTx_OCR = 1): |
| 18 | OUT3_LS_OC_TH_EX | In case of overcurrent condition this bit is not set. The output goes into Overcurrent Recovery mode and OUTx_OCR_alert in SR4 is set to ' 1 ' In case of Thermal Expiration enabled (CR8: OUTx_OCR_THx_en = 1): |
| 17 | OUT6_HS_OC_TH_EX |  |
| 16 | OUT6_LS_OC_TH_EX | Bit is set after thermal expiration and output is turned off Bit is latched until a "Read and clear" command |
| 15 | OUT7_OC_TH_EX |  |
| 14 | OUT8_OC_TH_EX |  |
| 13 | OUT9_OC_STAT | Overcurrent shutdown <br> ' 1 ' indicates the output was shut down due to overcurrent condition. Bit is latched until a "Read and clear" command |
| 12 | OUT10_OC_STAT |  |
| 11 | OUT13_OC_STAT |  |
| 10 | OUT14_OC_STAT |  |
| 9 | OUT15_OC_TH_EX | Overcurrent shutdown for OUT15 <br> ' 1 ' indicates the output was shut down due to overcurrent condition. If Overcurrent Recovery is disabled (CR7: OUT15_OCR = 0): <br> Bit is set upon overcurrent condition and output is turned off. If Overcurrent Recovery is enabled (CR7: OUT15_OCR = 1): <br> In case of overcurrent condition this bit is not set. The output goes into Overcurrent Recovery mode and OUT15_OCR_ALERT in SR4 is set to '1' In case of Thermal Expiration enabled (CR8: OUT15_OCR_THX_EN = 1): <br> Bit is set after thermal expiration and output is turned off Bit is latched until a "Read and clear" command |
| 8:7 | Reserved | --- |
| 6 | DSMON_HS2_B | Drain-Source Monitoring for H -bridge B ' 1 ' indicates a short-circuit or open-load condition was detected Bit is latched until a "Read and clear" command |
| 5 | DSMON_HS1_B |  |
| 4 | DSMON_LS2_B |  |
| 3 | DSMON_LS1_B |  |
| 2 | Reserved | --- |
| 1 | LSB_FSO_OC | Overcurrent shutdown <br> ' 1 ' indicates the output was shut down due to overcurrent condition. Bit is latched until a "Read and clear" command |
| 0 | LSA_FSO_OC | Overcurrent shutdown <br> ' 1 ' indicates the output was shut down due to overcurrent condition. Bit is latched until a "Read and clear" command |

### 7.5.4 Status Register SR4 (0x34)

Figure 83. Status Register SR4 (0x34)

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 1 | 1 | 14 | 13 | 1 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 <br> 0 <br> $\stackrel{0}{0}$ <br> 0 <br> 0 <br> 8 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & r \\ & \underset{y}{r} \\ & 0 \\ & \frac{1}{0} \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |
| Access | R |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 118. SR4 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | OUT1_HS_OCR_ALERT | Auto recovery Alert <br> ' 1 ' indicates that the output reached the overcurrent threshold and is in auto recovery mode <br> Bit is not latched and cannot be cleared. |
| 22 | OUT1_LS_OCR_ALERT |  |
| 21 | OUT2_HS_OCR_ALERT |  |
| 20 | OUT2_LS_OCR_ALERT |  |
| 19 | OUT3_HS_OCR_ALERT |  |
| 18 | OUT3_LS_OCR_ALERT |  |
| 17 | OUT6_HS_OCR_ALERT |  |
| 16 | OUT6_LS_OCR_ALERT |  |
| 15 | OUT7_OCR_ALERT |  |
| 14 | OUT8_OCR_ALERT |  |
| 13 | OUT15_OCR_ALERT |  |
| 12:8 | Reserved | -- |
| 7 | OUT1_HS_SHORT | Short circuit Threshold Alert <br> ' 1 ' indicates that the output reached the short circuit threshold Bit is latched and can be cleared with Read\&Clear command |
| 6 | OUT1_LS_SHORT |  |
| 5 | OUT2_HS_SHORT |  |
| 4 | OUT2_LS_SHORT |  |
| 3 | OUT3_HS_SHORT |  |
| 2 | OUT3_LS_SHORT |  |
| 1 | OUT6_HS_SHORT |  |
| 0 | OUT6_LS_SHORT |  |

### 7.5.5 Status Register SR5 (0x35)

Figure 84. Status Register SR5 (0x35)

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 1 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\begin{aligned} & \mathbf{O}_{1}^{\prime} \\ & \mathscr{O}_{1} \\ & \stackrel{5}{5} \end{aligned}$ | $\begin{aligned} & 0_{1} \\ & 0 \\ & 3 \\ & 5 \\ & \vdots \end{aligned}$ |  | $\begin{aligned} & 0_{1} \\ & 0 \\ & 1 \\ & \stackrel{1}{5} \\ & 0 \end{aligned}$ | $\begin{aligned} & \mathbf{O}_{1} \\ & \text { o }_{1}^{\prime} \\ & \stackrel{9}{5} \end{aligned}$ | $\begin{aligned} & 0_{1} \\ & 0 \\ & 0_{1}^{\prime} \\ & \stackrel{9}{2} \end{aligned}$ | $\begin{aligned} & \mathbf{D}_{1} \\ & 0^{1} \\ & 0_{1} \\ & 5 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 5 \\ & 0 \end{aligned}$ | $\begin{aligned} & \stackrel{5}{6} \\ & \infty \\ & \stackrel{1}{\prime} \\ & \stackrel{\rightharpoonup}{0} \\ & 0 \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & D_{1} \\ & I_{0} \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & \mathbf{U}_{1} \end{aligned}$ |  |  |  |  |  |  | O O - U |
| Access | R/C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | R |  |  | R/C |  |

Table 119. SR5 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | OUT1_HS_OL | Open-load <br> ' 1 ' indicates an open-load condition was detected at the output Bit is latched until a "Read and clear" command |
| 22 | OUT1_LS_OL |  |
| 21 | OUT2_HS_OL |  |
| 20 | OUT2_LS_OL |  |
| 19 | OUT3_HS_OL |  |
| 18 | OUT3_LS_OL |  |
| 17 | OUT6_HS_OL |  |
| 16 | OUT6_LS_OL |  |
| 15 | OUT7_OL_STAT |  |
| 14 | OUT8_OL_STAT |  |
| 13 | OUT9_OL_STAT |  |
| 12 | OUT10_OL_STAT |  |
| 11 | OUT13_OL_STAT |  |
| 10 | OUT14_OL_STAT |  |
| 9 | OUT15_OL_STAT |  |
| 8 | GH_OL |  |
| 7 | ECV_OL |  |
| 6:2 | Reserved | -- |
| 1 | DSMON_HEAT | Drain-Source Monitoring Heater output ' 1 ' indicates a short-circuit condition was detected Bit is latched until a "Read and clear" command |
| 0 | ECV_OC | Overcurrent shutdown ' 1 ' indicates the output was shut down due to overcurrent condition. Bit is latched until a "Read and clear" command |

### 7.5.6 Status Register SR6 (0x36)

Figure 85. Status Register SR6 ( $0 \times 36$ )

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name | $\stackrel{\ulcorner }{\stackrel{\rightharpoonup}{\prime}}$ |  | Reserved |  |  |  | $\begin{array}{\|l} \stackrel{\sim}{Z} \\ \underset{~}{\prime} \\ \underset{\sim}{U} \end{array}$ |  |  |  | $\begin{aligned} & 0 \\ & \vdots \\ & \vdots \\ & \gtrless \end{aligned}$ | $\begin{aligned} & 3 \\ & 3 \\ & 3 \\ & 3 \end{aligned}$ | $\begin{aligned} & \underset{U}{J} \\ & \vdots \end{aligned}$ |  |  | $\begin{aligned} & \overline{U_{1}} \\ & \vdots \end{aligned}$ |  | $\begin{aligned} & \text { ס} \\ & \stackrel{\otimes}{\otimes} \\ & \underset{\otimes}{\otimes} \\ & \underset{\sim}{\infty} \end{aligned}$ | $\begin{aligned} & 0 \\ & \dot{O} \\ & \stackrel{1}{\dot{O}} \\ & \stackrel{O}{1} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \stackrel{0}{0} \\ & 0 \\ & 1 \end{aligned}$ |  | $\begin{aligned} & \underset{0}{0} \\ & \vdots \\ & \vdots \\ & \mapsto \end{aligned}$ | $\begin{aligned} & Y_{1} \\ & \underbrace{}_{1} \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ | $\bar{U}$ $\vdots$ $\vdots$ $\bullet$ |
| Access | R |  | R/C |  |  |  | R |  | R/C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 120. SR6 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | WD_TIMER_STATE_1 | Watchdog timer status$\begin{aligned} & \text { 00: } 0-33 \% \\ & \text { 01: } 33-66 \% \\ & \text { 11: 66-100\% } \end{aligned}$ |
| 22 | WD_TIMER_STATE_0 |  |
| 21:18 | Reserved | - |
| 17 | ECV_VNR | Electrochrome Voltage Not Reached: electrochrome voltage status '1' indicates the electrochrome voltage is not reached. Bit is not latched |
| 16 | ECV_VHI | Electrochrome Voltage HIgh: <br> electrochrome voltage status '1' indicates the electrochrome voltage is higher than the target value. Bit is not latched |
| 15:14 | Reserved | - |
| 13 | TW_CL6 | Thermal warning for Cluster x ' 1 ' indicates Cluster $x$ has reached the thermal warning threshold Bit is latched until a "Read and clear" command |
| 12 | TW_CL5 |  |
| 11 | TW_CL4 |  |
| 10 | TW_CL3 |  |
| 9 | TW_CL2 |  |
| 8 | TW_CL1 |  |
| 7:6 | Reserved | - |

Table 120. SR6 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 5 | TSD1_CL6 | Thermal shutdown of Cluster $x$ <br> ' 1 ' indicates Cluster x has reached the thermal shutdown threshold (TSD1) and the output cluster was shut down <br> Bit is latched until a "Read and clear" command |
| 4 | TSD1_CL5 |  |
| 3 | TSD1_CL4 |  |
| 2 | TSD1_CL3 |  |
| 1 | TSD1_CL2 |  |
| 0 | TSD1_CL1 |  |

### 7.5.7 Status Register SR7 (0x37) to SR9 (0x39)

Figure 86. Status Register SR7 ( $0 \times 37$ ) to SR9 ( $0 \times 39$ )

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 |  | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  | $\begin{aligned} & \sigma_{l}^{\prime} \\ & x_{1}^{\prime} \\ & \sum_{\dot{\Perp}}^{n} \end{aligned}$ |  | $\begin{aligned} & \hline \wedge_{\prime}^{\prime} \\ & {\underset{U}{\prime}}_{\prime}^{\prime} \\ & \sum_{\underset{\prime}{\prime}}^{\prime} \end{aligned}$ |  | $\begin{aligned} & \mathbf{n}_{1} \\ & x_{1}^{0} \\ & 0_{1} \\ & \sum_{\dot{\sim}}^{n} \end{aligned}$ |  | $\begin{aligned} & m_{1} \\ & x_{1} \\ & U_{1} \\ & \sum_{\underset{\sim}{n}}^{1} \end{aligned}$ | $\begin{aligned} & N_{1} \\ & x_{1} \\ & \bigcup_{1} \\ & \sum_{\underset{\sim}{n}}^{n} \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\lambda}{\mathrm{j}} \\ & \sum_{\mathrm{U}}^{0} \end{aligned}$ |  |  |  |  | $\begin{aligned} & N_{1} \\ & \lambda_{1} \\ & \mathbf{j}_{1} \\ & \sum_{\dot{\sim}}^{n} \end{aligned}$ |  |  |
| Access | R/ |  | R |  |  |  |  |  |  |  |  |  |  | C |  | R |  |  |  |  |  |  |  |  |  |

where:
$x=2+(z * 2), z=0$ to 2
$y=1+\left(z^{*} 2\right), z=0$ to 2
Table 121. SR7 to SR9 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23:22 | Reserved | - |
| 21 | TEMP_CLx_9 | Temperature Cluster x : Binary coded voltage of temperature diode for cluster x (bit12 = LSB; bit21 = MSB) (see Section 4.37) <br> Bits cannot be cleared. |
| 20 | TEMP_CLx_8 |  |
| 19 | TEMP_CLx_7 |  |
| 18 | TEMP_CLx_6 |  |
| 17 | TEMP_CLx_5 |  |
| 16 | TEMP_CLx_4 |  |
| 15 | TEMP_CLx_3 |  |
| 14 | TEMP_CLx_2 |  |
| 13 | TEMP_CLx_1 |  |
| 12 | TEMP_CLx_0 |  |
| 11:10 | Reserved | - |

Table 121. SR7 to SR9 signals description (continued)

| Bit | Name | Description |
| :---: | :---: | :---: |
| 9 | TEMP_CLy_9 | Temperature Cluster y : binary coded voltage of temperature diode for cluster y (bit0 = LSB; bit9 = MSB) (see Section 4.37) <br> Bits cannot be cleared. |
| 8 | TEMP_CLy_8 |  |
| 7 | TEMP_CLy_7 |  |
| 6 | TEMP_CLy_6 |  |
| 5 | TEMP_CLy_5 |  |
| 4 | TEMP_CLy_4 |  |
| 3 | TEMP_CLy_3 |  |
| 2 | TEMP_CLy_2 |  |
| 1 | TEMP_CLy_1 |  |
| 0 | TEMP_CLy_0 |  |

### 7.5.8 Status Register SR10 (0x3A)

Figure 87. Status Register SR10 (0x3A)

|  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  |  |  |  | N O M $\substack{\alpha \\>}$ |  | $\begin{array}{\|c\|} \hline 0 \\ 0 \\ 0 \\ \underset{\sim}{\varphi} \\ \\ \hline \end{array}$ |  | $\begin{aligned} & m_{1} \\ & 0 \\ & \underset{\sim}{\varphi} \\ & \end{aligned}$ | $\begin{array}{\|l\|} \hline N_{1} \\ 0 \\ \underset{\sim}{\underset{N}{N}} \\ \underset{S}{2} \end{array}$ | $\begin{aligned} & r_{1} \\ & 0 \\ & \underset{\sim}{\underset{\sim}{0}} \\ & \underset{y}{n} \end{aligned}$ |  |  |  |  |  |  | Res | ved |  |  |  |  |  |
| Access |  | /C | R |  |  |  |  |  |  |  |  |  | R/C |  |  |  |  |  |  |  |  |  |  |  |

Table 122. SR10 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23:22 | Reserved | - |
| 21 | VSREG_9 | Binary coded voltage at VsReg pin (bit12 = LSB; bit21 = MSB) 000000 0000: 0V <br> xx xxxx xxxx: VAINVS/1024 x register value <br> 111111 1111: VAINVS <br> Bits cannot be cleared. |
| 20 | VSREG_8 |  |
| 19 | VSREG_7 |  |
| 18 | VSREG_6 |  |
| 17 | VSREG_5 |  |
| 16 | VSREG_4 |  |
| 15 | VSREG_3 |  |
| 14 | VSREG_2 |  |
| 13 | VSREG_1 |  |
| 12 | VSREG_0 |  |
| 11:0 | Reserved | - |

### 7.5.9 Status Register SR11 (0x3B)

Figure 88. Status Register SR11 (0x3B)

|  | 2322 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit name |  | $\begin{aligned} & \sigma_{1} \\ & \stackrel{\circ}{>} \end{aligned}$ | $\begin{aligned} & \infty \\ & \infty \\ & \infty \end{aligned}$ | $\begin{aligned} & \hat{N}^{\prime} \\ & \mathbf{p}^{\prime} \end{aligned}$ | $\begin{aligned} & \sigma_{1} \\ & \stackrel{\circ}{>} \end{aligned}$ | $\begin{aligned} & \infty_{1} \\ & 9 \\ & 9 \end{aligned}$ | $\begin{aligned} & \star \\ & \stackrel{\circ}{>} \end{aligned}$ | $\begin{aligned} & m_{1} \\ & \stackrel{N^{\prime}}{ } \end{aligned}$ | $\begin{aligned} & N_{1} \\ & \underset{\sim}{\circ} \end{aligned}$ | $\begin{aligned} & \Gamma^{\prime} \\ & \underbrace{\prime} \end{aligned}$ | $\begin{aligned} & 0_{1}^{\prime} \\ & \gg \end{aligned}$ |  |  |  |  | $\hat{N}^{\prime}$ | $\stackrel{e}{\prime}_{\substack{1 \\ \xi}}$ | $\begin{aligned} & n_{1}^{2} \\ & \sum_{1} \end{aligned}$ |  | $\begin{aligned} & m_{1} \\ & 3 \\ & \vdots \end{aligned}$ | $\begin{aligned} & N_{1} \\ & > \\ & > \end{aligned}$ | $\stackrel{\Gamma^{\prime}}{3}$ | 0 3 3 |
| Access | R/C | R |  |  |  |  |  |  |  |  |  |  | / | R |  |  |  |  |  |  |  |  |  |

Table 123. SR11 signals description

| Bit | Name | Description |
| :---: | :---: | :---: |
| 23 | Reserved | - |
| 21 | VS_9 | Binary coded voltage at Vs pin (bit12 $=\mathrm{LSB}$; bit21 $=\mathrm{MSB}$ ) 000000 0000: 0V <br> xx xxxx xxxx: VAINVs/1023 x register value <br> 111111 1111: Vainvs <br> Bits cannot be cleared. |
| 20 | VS_8 |  |
| 19 | VS_7 |  |
| 18 | VS_6 |  |
| 17 | VS_5 |  |
| 16 | VS_4 |  |
| 15 | VS_3 |  |
| 14 | VS_2 |  |
| 13 | VS_1 |  |
| 12 | VS_0 |  |
| 11:10 | Reserved | - |
| 9 | VWU_9 | Binary coded voltage at WU pin (bit0 $=\mathrm{LSB}$; bit9 $=\mathrm{MSB}$ ) 000000 0000: 0V <br> xx xxxx xxxx: Vainvs/1023 x register value <br> 111111 1111: Vainvs <br> Bits cannot be cleared. |
| 8 | VWU_8 |  |
| 7 | VWU_7 |  |
| 6 | VWU_6 |  |
| 5 | VWU_5 |  |
| 4 | VWU_4 |  |
| 3 | VWU_3 |  |
| 2 | VWU_2 |  |
| 1 | VWU_1 |  |
| 0 | VWU_0 |  |

### 7.5.10 Status Register SR12 (0x3C)

Figure 89. Status Register SR12 (0x3C)


Table 124. SR12 signals description

| Bit | Name | Description |
| :---: | :---: | :--- |
| $23: 6$ | Reserved | - |
| 5 | CAN_SILENT | Online monitoring bit to see if there is silence on the bus for longer than tsilence <br> This flag shows the actual status of the CAN bus (activity/silence). A microcontroller <br> in Stop mode may check this flag periodically |
| 4 | Reserved | -- |
| 3 | CANTO | CAN communication timeout <br> Bit is set if there is no communication on the bus for $t>$ tsilence <br> CANTO indicates that there was a transition from TRX BIAS to TRX Sleep Bit is <br> latched until a read and clear access |
| 2 | WUP | Wake up flag for Wake up Pattern <br> Bit is latched until a read and clear access |
| $1: 0$ | Reserved | -- |

## 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

### 8.1 LQFP-64 package information

Figure 90. LQFP-64 package dimension


Table 125. LQFP-64 mechanical data

| Symbol | Millimeters/Degrees |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| $\Theta$ | $0^{\circ}$ | $3.5^{\circ}$ | $6^{\circ}$ |
| $\Theta 1$ | $0^{\circ}$ | $9^{\circ}$ | $12^{\circ}$ |
| $\Theta 2$ | $11^{\circ}$ | $12^{\circ}$ | $13^{\circ}$ |
| $\Theta 3$ | $11^{\circ}$ | $12^{\circ}$ | $13^{\circ}$ |

Table 125. LQFP-64 mechanical data (continued)

| Symbol | Millimeters/Degrees |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |
| A |  |  | 1.60 |
| A1 | 0.05 |  | 0.15 |
| A2 | 1.35 | 1.40 | 1.45 |
| b |  |  | 0.27 |
| b1 | 0.17 | 0.20 | 0.23 |
| c | 0.09 |  | 0.20 |
| c1 | 0.09 | 0.127 | 0.16 |
| D | 12.00 BSC |  |  |
| D1 | 10.00 BSC |  |  |
| D2 |  |  | 6.85 |
| D3 | 5.7 |  |  |
| e | 0.50 BSC |  |  |
| E | 12.00 BSC |  |  |
| E1 | 10.00 BSC |  |  |
| E2 |  |  | 4.79 |
| E3 | 3.3 |  |  |
| L | 0.45 | 0.60 | 0.75 |
| L1 | 1.00 |  |  |
| N | 64 |  |  |
| R1 | 0.08 |  |  |
| R2 | 0.08 |  | 0.20 |
| S | 0.20 |  |  |
| Tolerance of form and position |  |  |  |
| aaa | 0.20 |  |  |
| bbb | 0.20 |  |  |
| ccc | 0.08 |  |  |
| ddd | 0.08 |  |  |

Figure 91. LQFP-64 footprint


### 8.2 LQFP-64 marking information

Figure 92. LQFP-64 marking information


Parts marked as ES are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted to run a qualification activity prior to any decision to use these engineering samples.

## $9 \quad$ Order code

Table 126. Ordering information

| Package | Order codes |  |
| :---: | :---: | :---: |
|  | Tape \& Reel | Tray |
| LQFP-64 epad | L99DZ200GTR | L99DZ200G |

## 10 Revision history

Table 127. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 16-Jan-2020 | 1 | Initial release. |
| 08-Oct-2020 | 2 | Updated: <br> - Figure 3: Activation profile; <br> - Figure 4: Activation profile (first cycle); <br> - Figure 7: Watchdog timing <br> - Figure 19: Sequence to disable/enable the watchdog in CAN Flash <br> mode; <br> - Figure 61: Typical application diagram; <br> - Table 112: CR21 signals description . <br> Minor text changes. |
| 23-Nov-2020 | 3 | Updated Table 5: Temperature Warning and Thermal Shutdown, <br> Table 10: Voltage regulator V1, Table 18: Power outputs switching <br> times, Table 19: Current monitoring, Table 27: Electro-chrome mirror <br> driver, Figure 61: Typical application diagram, Table 122: SR10 signals <br> description, Table 123: SR11 signals description. |
| 26-Mar-2021 | 4 | Updated: <br> - Features <br> - Table 3: ESD protection <br> - Section 4.9.1: Features <br> - Section 4.10.1: Features <br> - Add Section 9: Order code |
| Changed Figure 61 |  |  |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2021 STMicroelectronics - All rights reserved


[^0]:    1. This threshold is valid if VSREG had already reached VPOR_R (max) previously.
[^1]:    a. $\quad \mathrm{V} 2_{\text {fail_trk }}$ in case of tracker.
    b. $t>t_{\text {V2short_trk }}$.

[^2]:    d. This exception applies only if OUT15 is not driven with an internally generated PWM signal

[^3]:    e. TRIG bits in CR1 and Config Reg are mirrored; either can be used for triggering the watchdog.

[^4]:    f. For $x=1,2,3,6,7,8,15$

[^5]:    1. Individual failure flags may be masked in the Configuration Register (0x3F).
