Datasheet

High bandwidth (50 MHz) low offset (200 µV) rail-to-rail 5 V op amp







TSV792 MiniSO8



TSV794 SO14



TSV792 DFN8 2x2 mm



TSV792 SO8



TSV794 TSSOP14

Features

- · Gain bandwidth product 50 MHz, unity gain stable
- Slew rate 30 V/µs
- Low input offset voltage 50 μV typ., 200 μV max.
- · Low input bias current: 2 pA typ.
- Low input voltage noise density 6.5 nV/√Hz @ 10 kHz
- Wide supply voltage range: 2.2 V to 5.5 V
- · Rail-to-rail input and output
- Extended temperature range: 40 °C to +125 °C
- Automotive grade version available
- · Benefits:
 - Accuracy of measurement virtually unaffected by noise or input bias current
 - Signal conditioning for high frequencies

Applications

- · High bandwidth low-side and high-side current sensing
- · Photodiode transimpedance amplification
- · A/D converters input buffers
- · Power management in solar-powered systems
- Power management in automotive applications

Maturity status link

TSV791, TSV792, TSV794

	Related products			
TSZ181 TSZ182	Zero drift amplifiers with more power savings (3 MHz)			
TSB712	36 V high-bandwidth amplifiers (6 MHz)			
TSB7192	36 V high-bandwidth amplifiers (20 MHz)			

Description

The TSV791, TSV792 and TSV794 are single, dual and quad 50 MHz-bandwidth unity-gain-stable amplifiers. The rail-to-rail input stage and the slew rate of 30 V/µs make the TSV79x ideal for low-side current measurement. The excellent accuracy provided by maximum input voltage of 200 µV allows amplifying accurately small-amplitude input signal. The TSV79x can operate from a 2.2 V to 5.5 V single supply; it can typically handle an output capacitor up to 1 nF and is fully specified on a load of 22 pF, therefore allowing easy usage as A/D converters input buffer.



1 Pin description

1.1 TSV791 single operational amplifier

Figure 1. TSV791 pin connections (top view)




Table 1. TSV791 pin description


Pin n°	Pin name	Description
1	OUT	Output channel
2	VCC-	Negative supply voltage
3	IN+	Non-inverting input channel
4	IN-	Inverting input channel
5	VCC+	Positive supply voltage

DS13480 - Rev 4 page 2/39



1.2 TSV792 dual operational amplifier

Figure 2. TSV792 pin connections (top view)



1. The exposed pad of the DFN8 2x2 can be connected to VCC- or left floating.

Table 2. TSV792 pin description

Pin n°	Pin name	Description
1	OUT1	Output channel 1
2	IN1-	Inverting input channel 1
3	IN1+	Non-inverting input channel 1
4	VCC-	Negative supply voltage
5	IN2+	Non-inverting input channel 2
6	IN2-	Inverting input channel 2
7	OUT2	Output channel 2
8	VCC+	Positive supply voltage

DS13480 - Rev 4 page 3/39



1.3 TSV794 quad operational amplifier

Figure 3. TSV794 pin connections (top view)




Table 3. TSV794 pin description

Pin n°	Pin name	Description
1	OUT1	Output channel 1
2	IN1-	Inverting input channel 1
3	IN1+	Non-inverting input channel 1
4	V _{CC}	Positive supply voltage
5	IN2+	Non-inverting input channel 2
6	IN2-	Inverting input channel 2
7	OUT2	Output channel 2
8	OUT3	Output channel 3
9	IN3-	Inverting input channel 3
10	IN3+	Non-inverting input channel 3
11	V_{DD}	Negative supply voltage
12	IN4+	Non-inverting input channel 4
13	IN4-	Inverting input channel 4
14	OUT4	Output channel 4

DS13480 - Rev 4 page 4/39



Absolute maximum ratings and operating conditions

Table 4. Absolute maximum ratings

Symbol	Parameter ⁽¹⁾	Value	Unit
V _{CC}	Supply voltage	6	V
V _{id}	Input voltage differential (V _{IN+} - V _{IN-}) (2)	±V _{CC}	V
V _{in}	Input voltage	(V _{CC-}) - 0.2 to (V _{CC+}) + 0.2	V
l _{in}	Input current	±10	mA
T _{stg}	Storage temperature	-65 to +150	°C
T _j	Maximum junction temperature	150	°C
	Thermal resistance junction-to-ambient		
	SOT23-5	250	
	DFN8 2x2	57	
R _{th-ja} (3)	MiniSO8	127	°C/W
	SO8	125	
	SO14	105	
	TSSOP14	100	
	HBM: human body model (industrial grade) (4)	4	kV
ESD	HBM: human body model (automotive grade) (5)	4	kV
	CDM: charged device model (6)	1	kV

- 1. All voltage values are with respect to the VCC- pin, unless otherwise specified.
- 2. The maximum input voltage differential value may be extended to the condition that the input current is limited to ±10 mA.
- 3. R_{th-ja} is a typical value, obtained with PCB according to JEDEC 2s2p without vias.
- 4. Human body model: HBM test according to the standard ESDA-JS-001-2017.
- 5. Human body model: HBM test according to the standard AEC-Q100-002.
- 6. Charged device model: the CDM test is done according to the standard AEC-Q100-011.

Table 5. Operating conditions

Symbol	Parameter	Value
V _{CC}	Supply voltage	2.2 V to 5.5 V
V _{icm}	Common mode input voltage range	$V_{CC-} - 0.1 \text{ V to } V_{CC+} + 0.1 \text{ V}$
T _{oper}	Operating free air temperature range	-40 °C to +125 °C

DS13480 - Rev 4 page 5/39



3 Electrical characteristics

Table 6. Electrical characteristics at V_{CC} = 5 V, V_{icm} = V_{OUT} = V_{CC} / 2, T = 25 °C, R_L = 10 k Ω connected to V_{CC} / 2 and C_L = 22 pF (unless otherwise specified).

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		DC performance				
.,		T = 25 °C			± 200	
V_{io}	Input offset voltage	-40 °C ≤ T ≤ 125 °C			± 700	μV
ΔV _{io} /ΔT	Input offset voltage temperature drift (1)	-40 °C ≤ T ≤ 125 °C			± 5	μV/°C
ΔV_{io} (2)	Input offset voltage long-term drift	T = 25 °C		750		nV/ √mont
. (3)	In model to a comment	T = 25 °C		2	5	0
I _{ib} (3)	Input bias current	-40 °C ≤ T ≤ 125 °C		75	300	pA
1 (3)	land affect comment	T = 25 °C		1	5	^
l _{io} (3)	Input offset current	-40 °C ≤ T ≤ 125 °C		20	300	pA
		V_{CC-} + 200 mV $\leq V_{OUT} \leq V_{CC+}$ - 200 mV T = 25 °C	110	133		
		V_{CC-} + 200 mV \leq $V_{OUT} \leq$ V_{CC+} - 200 mV -40 °C \leq T \leq 125 °C	90	113		
A_{VD}	Open loop gain	R _L = 600 Ω, T = 25 °C V_{CC-} + 300 mV ≤ V_{OUT} ≤ V_{CC+} - 300 mV	105	105 132		dB
		R _L = 600 Ω, -40 °C ≤ T ≤ 125 °C	85			
		$V_{CC-} + 300 \text{ mV} \le V_{OUT} \le V_{CC+} - 300 \text{ mV}$				
		V _{CC-} ≤ V _{icm} ≤ V _{CC+} - 2 V, T = 25 °C	100	120		dB
CMR1	Common-mode rejection ratio	$V_{CC-} \le V_{icm} \le V_{CC+} - 2 V$,		90 120	120	
	20.log (ΔV _{io} /ΔV _{icm})	-40 °C ≤ T ≤ 125 °C				
CMR2		$V_{CC-} \le V_{icm} \le V_{CC+}, T = 25 \text{ °C}$	80	100		dB
		$V_{CC-} \le V_{icm} \le V_{CC+}$, -40 °C $\le T \le 125$ °C	76	92		
	Supply-voltage rejection ratio 20.log	$2.2 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}, \text{ T} = 25^{\circ}\text{C},$ $\text{V}_{\text{icm}} = 0 \text{ V}$	90	109		
SVR	(ΔV _{io} /ΔV _{CC})	2.2 V ≤ V _{CC} ≤ 5.5 V, -40 °C ≤ T ≤ 125 °C, V _{icm} = 0 V	90	108		dB
	High level output voltage drop	T = 25°C			20	
V_{OH}	$(V_{OH} = V_{CC+} - V_{OUT})$	-40 °C ≤ T ≤ 125 °C			25	mV
	Low level output voltage drop	T = 25 °C			10	
V_{OL}	$(V_{OL} = V_{OUT})$	-40 °C ≤ T ≤ 125 °C			15	mV
		OUT connected to V _{CC+} , T = 25 °C	60	70		
	ISINK	OUT connected to V_{CC+} , -40 °C ≤ T ≤ 125 °C	35			-
I _{OUT}		OUT connected to V _{CC-} , T = 25°C	50	60		mA
	Isource	OUT connected to V _{CC} -,	40			-

DS13480 - Rev 4 page 6/39





Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
l		T = 25 °C		5.5	6	A	
I _{CC}	Supply current (by operational amplifier)	-40 °C ≤ T ≤ 125 °C			6	mA	
	AC performance						
GBP	Gain bandwidth product	$R_L = 10 \text{ k}\Omega, C_L = 22 \text{ pF}$	35	50		MHz	
SR	Slew rate	$R_L = 10 \text{ k}\Omega$, $C_L = 22 \text{ pF}$, $A_V = 1 \text{ V/V}$,		30		\//\\\\	
SK	Siew rate	10 % to 90 %		30		V/µs	
CR	Cross talk	$V_{OUT} = 4 V_{pp}$, $R_L = 10 k\Omega$,		126		dB	
CK		A _V = +101, f = 1 kHz				uБ	
Фт	Phase margin	$R_L = 10 \text{ k}\Omega$		53		degrees	
		f = 10 Hz		140			
en	Input voltage noise density	f = 100 Hz		43		nV/√Hz	
		f = 10 kHz		6.5			
en p-p	Input noise voltage	0.1 Hz ≤ f ≤ 10 Hz		9		μV _{pp}	
C _{in}	Input congeitance	Differential		6.3		pF	
Oin	Input capacitance	Common mode		1.6		PΕ	

^{1.} See Section 5.2 Input offset voltage drift overtemperature.

DS13480 - Rev 4 page 7/39

^{2.} See Section 5.3 Long term input offset voltage drift.

^{3.} Guaranteed by characterization.



Table 7. Electrical characteristics at V_{CC} = 3.3 V, V_{icm} = V_{OUT} = V_{CC} / 2, T = 25 °C, R_L = 10 k Ω connected to V_{CC} / 2 and C_L = 22 pF (unless otherwise specified).

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		DC performance				
		V _{icm} = 0 V, T = 25 °C			± 200	
V_{io}	Input offset voltage	V _{icm} = 0 V, -40 °C ≤ T ≤ 125 °C			± 700	μV
$\Delta V_{io}/\Delta T^{(1)}$	Input offset voltage temperature drift	V _{icm} = 0 V, -40 °C ≤ T ≤ 125 °C			± 5	μV/°(
	-	T = 25 °C		1.5	5	
l _{ib} (2)	Input bias current	-40 °C ≤ T ≤ 125 °C		60	300	pA
. (2)		T = 25 °C		1	5	
l _{io} (2)	Input offset current	-40 °C ≤ T ≤ 125 °C		20	300	pA
		V_{CC-} + 200 mV \leq V_{OUT} \leq V_{CC+} - 200 mV, T = 25 °C	105	130		
		V_{CC-} + 200 mV \leq $V_{OUT} \leq$ V_{CC+} - 200 mV, -40 °C \leq T \leq 125 °C	90	113		
A _{VD}	Open loop gain	$R_L = 600 \Omega$, $T = 25 °C$ $V_{CC-} + 300 mV \le V_{OUT} \le V_{CC+} - 300 mV$,	100	129		dB
		R _L = 600 Ω, -40 °C ≤ T ≤ 125 °C V_{CC-} + 300 mV ≤ V_{OUT} ≤ V_{CC+} - 300 mV	85	99		
	Common-mode rejection ratio 20.log	V _{CC-} ≤ V _{icm} ≤ V _{CC+} - 2 V, T = 25°C	95	116		
CMR1		$V_{CC-} \le V_{icm} \le V_{CC+} - 2 V$, -40 °C ≤ T ≤ 125 °C	85	111		dB
CMR2	$(\Delta V_{io}/\Delta V_{icm})$	V _{CC-} ≤ V _{icm} ≤ V _{CC+} , T = 25 °C	77	97		
	(- · IO - · IOIII)	$V_{CC-} \le V_{icm} \le V_{CC+},$ $-40 °C \le T \le 125 °C$	70	90		dB
	High level output voltage drop	T = 25 °C			25	
V_{OH}	$(V_{OH} = V_{CC+} - V_{OUT})$	-40 °C ≤ T ≤ 125 °C			40	m√
	Low level output voltage drop	T = 25 °C			15	
V_{OL}	(V _{OL} = V _{OUT})	-40 °C ≤ T ≤ 125 °C			30	m∖
		OUT connected to V _{CC+} , T = 25 °C	55	63		
I _{OUT}	ISINK	OUT connected to V_{CC+} , -40 °C ≤ T ≤ 125 °C	35			mA
		OUT connected to V _{CC-} , T = 25 °C	50	63		
	I _{SOURCE}	OUT connected to V _{CC} -,	05			
		-40 °C ≤ T ≤ 125 °C	35			
los	Supply current (by operational amplifier)	T = 25 °C		5.3	5.8	m.A
I _{CC}	Supply current (by operational ampiller)	-40 °C ≤ T ≤ 125 °C			5.8	mA
		AC performance				
GBP	Gain bandwidth product	$R_L = 10 \text{ k}\Omega, C_L = 22 \text{ pF}$	35	50		МН
SR	Slew rate	$R_L = 10 \text{ k}\Omega$, $C_L = 22 \text{ pF}$, $A_V = 1 \text{ V/V}$, $10 \% \text{ to } 90 \%$		30		V/µ

DS13480 - Rev 4 page 8/39







Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
CR	Cross talk	$V_{OUT} = 4 V_{pp}, R_L = 10 k\Omega, A_V = +101,$		126		dB
OIX	Closs talk	f = 1 kHz		120		ub l
Фт	Phase margin	R _L = 10 kΩ		53		degrees
	Input voltage noise density	f = 10 Hz		140		nV/√Hz
en		f = 100 Hz		43		
		f = 10 kHz		6.5		
C	lanut consiter o	Differential		6.3		pF
C _{in}	Input capacitance	Common mode		1.6		рі

^{1.} See Section 5.2 Input offset voltage drift overtemperature.

DS13480 - Rev 4 page 9/39

^{2.} Guaranteed by characterization.



Table 8. Electrical characteristics at V_{CC} = 2.2 V, V_{icm} = V_{OUT} = V_{CC} / 2, T = 25 °C, R_L = 10 k Ω connected to V_{CC} / 2 and C_L = 22 pF (unless otherwise specified).

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		DC performance				
		V _{icm} = 0 V, T = 25 °C		± 50	± 200	
V_{io}	Input offset voltage	V _{icm} = 0 V, -40 °C ≤ T ≤ 125 °C			± 700	μV
ΔV _{io} /ΔT ⁽¹⁾	Input offset voltage temperature drift	V _{icm} = 0 V, -40 °C ≤ T ≤ 125 °C			± 5	μV/°C
	, , , , , , , , , , , , , , , , , , ,	T = 25 °C		1	5	1 -
I _{ib} ⁽²⁾	Input bias current	-40 °C ≤ T ≤ 125 °C		45	300	pA
		T = 25 °C		1	5	
l _{io} (2)	Input offset current	-40 °C ≤ T ≤ 125 °C		13	300	pA
		V_{CC-} + 200 mV \leq $V_{OUT} \leq$ V_{CC+} - 200 mV, T = 25 °C	95	120		
		V_{CC-} + 200 mV \leq $V_{OUT} \leq$ V_{CC+} - 200 mV, -40 °C \leq T \leq 125 °C	85	107		
A_{VD}	Open loop gain $R_L = 600 \Omega$,	$V_{CC-} + 300 \text{ mV} \le V_{OUT} \le V_{CC+} - 300 \text{ mV},$	90	119		dB
		80	99			
CMR		V _{CC-} ≤ V _{icm} ≤ V _{CC+} , T = 25 °C	73	94		
	Common-mode rejection ratio 20.log $(\Delta V_{io}/\Delta V_{icm})$	$V_{CC-} \le V_{icm} \le V_{CC+},$ $-40 °C \le T \le 125 °C$	67	85		dB
	High level output voltage drop	T = 25 °C			25	
V_{OH}	$(V_{OH} = V_{CC+} - V_{OUT})$	-40 °C ≤ T ≤ 125 °C			40	mV
	Low level output voltage drop	T = 25 °C			15	
V_{OL}	(V _{OL} = V _{OUT})	-40 °C ≤ T ≤ 125 °C			30	m∨
		OUT connected to V _{CC+} , T = 25 °C	55	62		
	ISINK	OUT connected to V_{CC+} , -40 °C ≤ T ≤ 125 °C	35			
I _{OUT}		OUT connected to V _{CC-} , T = 25 °C	50	62		mA
	ISOURCE	OUT connected to V _{CC} -, -40 °C ≤ T ≤ 125 °C	35			
		V _{icm} = 0 V, T = 25 °C		5	5.5	
I _{CC}	Supply current (by operational amplifier)	V _{icm} = 0 V, -40 °C ≤ T ≤ 125 °C			5.5	mA
		AC performance				
GBP	Gain bandwidth product	$R_L = 10 \text{ k}\Omega$	35	50		MH
SR	Slew rate	$R_L = 10 \text{ k}\Omega$, $A_V = 1 \text{ V/V}$, 10 % to 90 %		30		V/µs
CR	Cross talk	$V_{OUT} = 4 V_{pp}$, $R_L = 10 k\Omega$, $A_V = +101$, $f = 1 kHz$		126		dB
Φm	Phase margin	R _L = 10 kΩ		69		degre

DS13480 - Rev 4 page 10/39





Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
	Input voltage noise density	f = 10 Hz		250		nV/√Hz
en		f = 100 Hz		94		
		f = 10 kHz		15		
C _{in}	Input capacitance	Differential		6.3		n-F
		Common mode		1.6		pF

^{1.} See Section 5.2 Input offset voltage drift overtemperature.

DS13480 - Rev 4 page 11/39

^{2.} Guaranteed by characterization.



4 Typical performance characteristics

 R_L = 10 $k\Omega$ connected to V_{CC} / 2 and C_L = 22 pF, unless otherwise specified.





Figure 5. Input offset voltage distribution at $V_{CC} = 5 V$ Vcc=5V Vicm=2.5V 30 T=25°C Population (%) 20 15 10 -250 -200 -150 -100 -50 ò 50 100 150 Input Offset Voltage (μV)

Figure 6. Input offset voltage distribution at $V_{CC} = 2.0 \text{ V}$



DS13480 - Rev 4 page 12/39









Figure 9. Input offset voltage thermal coefficient distribution at V_{CC} = 5 V

Figure 10. Input offset voltage thermal coefficient at $V_{CC} = 2.0 \text{ V}$ Vcc=2.2V Vicm=0V 30 25 Population (%) 20 15 10 -3 -2 0 2 3 ΔVio/ΔT (μV/°C)







DS13480 - Rev 4 page 13/39






Figure 15. Input bias current vs. common mode voltage at V_{CC} = 5 V


T=125°C


T=25°C


T=40°C


T=40°C

Input Common Mode Voltage (V)













DS13480 - Rev 4 page 14/39





















DS13480 - Rev 4 page 15/39

















DS13480 - Rev 4 page 16/39









Figure 33. Settling time output high to low at V_{CC} = 5 V

0.002
0.002
0.002
0.002
0.002
0.002
0.002
0.002
0.004
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.000
0.0000
0.000
0.000
0.000
0.000
0.000
0.000
0.0000
0.0000
0.0000
0.0000
0.0000
0.0000
0.00

Figure 34. Settling time output low to high at $V_{CC} = 5 V$ Vcc=+/-2.5V Vicm=Vcc/2 RI=10kΩ, CI=22pF 0.004 T=25°C, G=-1 Input 1V to 0V Output -1V to 0V Output Error (V) 0.002 (Vout-Vin)/2 is plotted 0.000 -0.002 -0.004 0.0 0.1 0.2 0.3 0.4 0.5 0.6 Time (µs)







DS13480 - Rev 4 page 17/39






Figure 39. Noise vs. frequency

Noise vs. frequency


Vicm=Vcc/2
T=25°C


Vcc=5V


Vcc=5V

Trequency (Hz)

Figure 40. Noise vs. time at V_{CC} = 5 V









DS13480 - Rev 4 page 18/39







DS13480 - Rev 4 page 19/39



Application information

5.1 Operating voltages

The TSV79x devices can operate from 2.2 to 5.5 V. The parameters are fully specified at 2.2 V, 3.3 V and 5 V power supplies. However, the parameters are very stable over the full V_{CC} range and several characterization curves show the TSV79x device characteristics over the full operating range. Additionally, the main specifications are guaranteed in extended temperature range from - 40 to 125 °C.

The TSV79X devices are rail-to-rail input and output, and feature two input transistor pairs, allowing the op amp to operate over all the common mode range, from V_{cc^-} - 0.1 V, to V_{cc^+} + 0.1 V. The input pair transition typically occurs at V_{cc^+} - 1.4 V, as seen in figures 11 and 12. The precision and dynamic performances are particularly optimized on the low pair, from V_{cc^-} - 0.1 V to V_{cc^+} - 2 V, and operating in this V_{icm} range is advised for best performance whenever possible. Also, operating near the pair transition should be avoided when precision is a concern, as CMRR can be lower in these conditions.

5.2 Input offset voltage drift overtemperature

The maximum input voltage drift variation overtemperature is defined as the offset variation related to the offset value measured at 25 °C. The operational amplifier is one of the main circuits of the signal conditioning chain, and the amplifier input offset (V_{io}) is a major contributor to the chain accuracy.

The signal chain accuracy at 25 °C can be compensated during production at application level. The maximum input voltage drift overtemperature enables the system designer to anticipate the effect of temperature variations. The maximum input voltage drift overtemperature is computed using Equation 1.

$$\frac{\Delta V_{io}}{\Delta T} = max \left| \frac{V_{io}(T) - V_{io}(25^{\circ}C)}{T - 25^{\circ}C} \right|_{T = -40^{\circ}C \text{ and } T = 125^{\circ}C}$$
(1)

The datasheet maximum value is guaranteed by a measurement on a representative sample size ensuring a C_{pk} (process capability index) greater than 1.3.

5.3 Long term input offset voltage drift

To evaluate product reliability, two types of stress acceleration are used:

- Voltage acceleration, by changing the applied voltage
- Temperature acceleration, by changing the die temperature (below the maximum junction temperature allowed by the technology) with the ambient temperature.

The voltage acceleration has been defined based on JEDEC results, and is defined using Equation 2

$$A_{FV} = e^{\beta \cdot (V_S - V_U)} \tag{2}$$

Where:

A_{EV} is the voltage acceleration factor

 β is the voltage acceleration constant in 1/V, constant technology parameter (β = 1)

V_S is the stress voltage used for the accelerated test

V_U is the voltage used for the application

The temperature acceleration is driven by the Arrhenius model, and is defined in Equation 3.

$$A_{FT} = e^{\frac{E_a}{k}} \cdot \left(\frac{1}{T_U} - \frac{1}{T_S}\right) \tag{3}$$

Where:

AFT is the temperature acceleration factor

Ea is the activation energy of the technology based on the failure rate

k is the Boltzmann constant (8.6173 x 10^{-5} eV . K^{-1})

 T_U is the temperature of the die when V_U is used (K)

T_S is the temperature of the die under temperature stress (K)

The final acceleration factor, A_F , is the multiplication of the voltage acceleration factor and the temperature acceleration factor (Equation 4).

DS13480 - Rev 4 page 20/39



$$A_F = A_{FT} \cdot A_{FV} \tag{4}$$

 A_F is calculated using the temperature and voltage defined in the mission profile of the product. The A_F value can then be used in Equation x to calculate the number of months of use equivalent to 1000 hours of reliable stress duration.

Months = $A_F \times 1000 \text{ h} \times 12 \text{ months} / (24 \text{ h} \times 365.25 \text{ days})$

To evaluate the op amp reliability, a follower stress condition is used where V_{CC} is defined as a function of the maximum operating voltage and the absolute maximum rating (as recommended by JEDEC rules). The V_{io} drift (in μV) of the product after 1000 h of stress is tracked with parameters at different measurement conditions (see Equation 5).

$$V_{CC} = max(V_{op}) \text{ with } V_{icm} = \frac{V_{cc}}{2}$$
 (5)

The long term drift parameter ΔV_{io} (in μV .month^{-1/2}), estimating the reliability performance of the product, is obtained using the ratio of the Vio (input offset voltage value) drift over the square root of the calculated number of months (Equation 6).

$$\Delta V_{io} = \frac{V_{io} drift}{\sqrt{months}} \tag{6}$$

Where Vio drift is the measured drift value in the specified test conditions after 1000 h stress duration.

The V_{io} final drift, in μV , to be measured on the device in real operation conditions can be computed from Equation 7.

$$V_{io\ final\ drift}(t_{op}, T_{op}, V_{CC}) = \Delta V_{io} \cdot \sqrt{t_{op} \cdot e^{\beta \cdot (V_{CC} - V_{CC}\ nom)} \cdot e^{\frac{E_a}{k} \cdot \left(\frac{1}{297} - \frac{1}{T_{op}}\right)}}$$
(7)

Where:

ΔV_{io} is the long term drift parameter in μV.√month

top is the operating time seen by the device, in months

Top is the operating temperature

V_{CC} is the power supply during operating time

 V_{CC} nom is the nominal V_{CC} at which the ΔV_{io} is computed (5 V for TSV79x)

Ea is the activation energy of the technology (here 0.7 eV).

5.4 Unused channel

When one of the two or four channels of the TSV792 or TSV794 is not used, it must be properly connected in order to avoid internal oscillations that can negatively impact the signal integrity on the other channel, as well as the current consumption. Two different configurations can be used:

Gain configuration: the channel can be set in gain, the input can be set to any voltage within the V_{icm} operating range.

Comparator configuration: the channel can be set to a comparator configuration (without negative feedback). In this case, positive and negative inputs can be set to any value provided these values are significantly different (100 mV or more, to avoid oscillation between positive and negative state).

5.5 EMI rejection

The electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational amplifiers. An adverse effect that is common to many op amps is a change in the offset voltage as a result of RF signal rectification. EMIRR is defined in Equation 8:

$$EMIRR = 20 \cdot log\left(\frac{V_{in} pp}{\Delta V_{io}}\right) \tag{8}$$

DS13480 - Rev 4 page 21/39



The TSV79x has been specially designed to minimize susceptibility to EMIRR and shows a low sensitivity. As seen in Figure 45, EMI rejection ratio has been measured on both inputs and output, from 400 MHz to 2.4 GHz.




Figure 46. EMIRR on IN+ and IN- pins

EMIRR performances might be improved by adding small capacitances (in the pF range) on the inputs, power supply and output pins. These capacitances help to minimize the impedance of these nodes at high frequencies.

5.6 Maximum power dissipation

The usable output load current drive is limited by the maximum power dissipation allowed by the device package. The absolute maximum junction temperature for the TSV79x is 150 °C. The junction temperature can be estimated as follows:

$$T_I = P_D \times \theta_{IA} + T_A \tag{9}$$

T_J is the die junction temperature

 P_{D} is the power dissipated in the package

 θ_{JA} is the junction to ambient thermal resistance of the package.

T_A is the ambient temperature.

The power dissipated in the package P_D is the sum of the quiescent power dissipated and the power dissipated by the output stage transistor. It is calculated as follows:

 $P_D = (V_{CC} \times I_{CC}) + (V_{CC+} - V_{OUT}) \times ILoad$ when the op amp is sourcing the current.

 $P_D = (V_{CC} \times I_{CC}) + (V_{OUT} - V_{CC}) \times ILoad$ when the op amp is sinking the current.

Do not exceed the 150 °C maximum junction temperature for the device. Exceeding the junction temperature limit can cause degradation in the parametric performance or even destroy the device.

5.7 Capacitive load and stability

Stability analysis must be performed for large capacitive loads over 22 pF. Increasing the load capacitance to high values produces gain peaking in the frequency response, with overshoot and ringing in the step response.

DS13480 - Rev 4 page 22/39



Generally, unity gain configuration is the worst situation for stability and the ability to drive large capacitive loads. For additional capacitive load drive capability in unity-gain configuration, stability can be improved by inserting a small resistor R_{ISO} (10 Ω to 22 Ω) in series with the output (see Figure 37). This resistor significantly reduces ringing while maintaining DC performance for purely capacitive loads. However, if there is a resistive load in parallel with the capacitive load, a voltage divider is created introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio R_{ISO} / R_I . R_{ISO} modifies the maximum capacitive load acceptable from a stability point-of-view as described in the figure below:

+Vcc Riso VIΝ C_{load}

Figure 47. Test configuration for R_{ISO}

Please note that R_{ISO} = 22 Ω is sufficient to make the TSV79x stable whatever the capacitive load.

5.8 Resistor values for high speed op amp design

Due to its high gain bandwidth product (GBP), this op amp is particularly sensitive to parasitic impedances. Board parasitics should be taken into account in any sensitive design. Indeed, excessive parasitics (both capacitive and inductive) in the op amp frequency range can alter performances and stability. These issues can often be mitigated by lowering the resistive impedances.

More specifically, the RC network created by the schematic resistors (R_f and R_q) and the parasitic capacitances of both the op amp (as documented in Table 6 to Table 8 and illustrated in Figure 47) and the PCB can generate a pole below or in the same order of magnitude than the closed-loop bandwidth of the circuit. In this case, the feedback circuit is not able to fully play its role at high frequency, and the application can be unstable. This issue can happen when the schematic gain is low (typically < 5), or the device is used in follower mode with a resistor in the feedback. In these cases, it is advised to use a low value feedback resistor (R_f), typically 600 Ω .

Output Cindiff Cload Rg Input

Figure 48. Inverting amplifier configuration with parasitic input capacitances

DS13480 - Rev 4 page 23/39



Also, some designs use an input resistor on the positive input, generally of the same value than the input on the negative resistor. This resistor can be useful to balance the input currents on the positive and negative inputs, and reduce the impact of those input currents on precision. However, this is not useful on TSV79x as the input currents are very low. Furthermore, this resistor can also interact with the input capacitances to generate a pole. The frequency of this pole should be kept higher than the closed-loop bandwidth frequency.

The macromodel provided takes into account the circuit parasitic capacitors. Thus, a transient SPICE simulation (100 mV step) is an easy way to evaluate the stability of the application. However, this cannot replace hardware evaluation of the application circuit.

5.9 Settling time

Settling time in an application can be defined as the amount of time between the input changes, and the output reaching its final value. It is usually defined with a given tolerance, so the output stability is reached when the output stays within the given range around the final value.

In Figure 33 to Figure 36, the settling time is measured in an inverting configuration, using the so-called "false summing node" circuit.




Figure 49. Settling time measurement configuration

This circuit is used with a step input voltage from a positive or negative value, to 0 V. The measurement point being $(V_{in} - V_{out}) / 2$, and V_{out} being in an ideal circuit equal to $-V_{in}$, the measurement point gives half of the error on V_{out} , comparatively to V_{in} . This error is compared to the tolerance, 0.1% for this circuit, to deduce the settling time.

This characteristic is particularly useful when driving an ADC. It is related to the slew rate, GBP and stability of the circuit. It also varies with the circuit gain, the circuit load, and the input voltage step value. However, computing the value of the settling time in a given configuration is not straightforward. The macromodel can give a good estimation, but prototyping can be needed for fine circuit optimization.

5.10 PCB layout recommendations

Particular attention must be paid to the layout of the PCB tracks connected to the amplifier, load, and power supply. The power and ground traces are critical as they must provide adequate energy and grounding for all circuits. The best practice is to use short and wide PCB traces to minimize voltage drops and parasitic inductance. In addition, to minimize parasitic impedance over the entire surface, a multi-via technique that connects the bottom and top layer ground planes together in many locations is often used. The copper traces that connect the output pins to the load and supply pins should be as wide as possible to minimize trace resistance.

DS13480 - Rev 4 page 24/39



5.11 Decoupling capacitor

In order to ensure op amp full functionality, it is mandatory to place a decoupling capacitor of at least 22 nF as close as possible to the op amp supply pins. A good decoupling helps to reduce electromagnetic interference impact.

5.12 Macro model

Accurate macro models of the TSV79x device are available on the STMicroelectronics' website at: www.st.com. These models are a trade-off between accuracy and complexity (that is, time simulation) of the TSV79x operational amplifier. They emulate the nominal performance of a typical device at 25 °C within the specified operating conditions mentioned in the datasheet. They also help to validate a design approach and to select the right operational amplifier, but they do not replace onboard measurements.

DS13480 - Rev 4 page 25/39




Typical applications

6.1 Low-side current sensing

Power management mechanisms are found in most electronic systems. Current sensing is useful for protecting applications. The low-side current sensing method consists of placing a sense resistor between the load and the circuit ground. The resulting voltage drop is amplified using the TSV79x (see Figure 49).

Figure 50. Low-side current sensing schematic



 V_{out} can be expressed as follows:

$$\begin{split} V_{Out} &= R_{shunt}.I \left(1 - \frac{R_{g2}}{R_{g2} + R_{f2}} \right). \left(1 + \frac{R_{f1}}{R_{g1}} \right) + I_p.\frac{R_{g2}.R_{f2}}{R_{g2} + R_{f2}}. \left(1 + \frac{R_{f1}}{R_{g1}} \right) - I_n.R_{f1} \\ &- V_{io}. \left(1 + \frac{R_{f1}}{R_{g1}} \right) \end{split} \tag{10}$$

Assuming that $R_{f2} = R_{f1} = R_f$ and $R_{g2} = R_{g1} = R_g$, Equation 10 can be simplified as follows:

$$V_{Out} = R_{shunt} \cdot I \cdot \frac{R_f}{R_g} - V_{io} \cdot \left(1 + \frac{R_f}{R_g}\right) + R_f \cdot I_{io}$$

$$\tag{11}$$

The main advantage of using the TSV79x for a low-side current sensing relies on its low Vio, compared to general purpose operational amplifiers. For the same current and targeted accuracy, the shunt resistor can be chosen with a lower value, resulting in lower power dissipation, lower drop in the ground path, and lower cost. Particular attention must be paid to the matching and precision of R_{g1} , R_{g2} , R_{f1} , and R_{f2} , to maximize the accuracy of the measurement.

6.2 Photodiode transimpedance amplification

The TSV79x, with high bandwidth and slew rate, is well suited for photodiode signal conditioning in a transimpedance amplifier circuit. This application is useful in high performance UV sensors, smoke detectors or particle sensors.

DS13480 - Rev 4 page 26/39



Rf
Vcc
Vout
Rn
ADC
ADC

Figure 51. Photodiode transimpedance amplifier circuit

The transimpedance amplifier circuit converts the small photodiode output current in the nA range, into a voltage signal readable by an ADC following Equation 12:

$$V_{Out} = R_f \cdot I_{photodiode} \tag{12}$$

The feedback resistance is usually in the $M\Omega$ range, in order to get a large enough voltage output range. However, together with the diode parasitic capacitance, the op amp input capacitances and the PCB stray capacitance, this feedback network creates a pole that makes the circuit oscillate. Using a small (few pF) capacitor in parallel with the feedback resistor is mandatory to stabilize the circuit. The value of this capacitor can be tuned to optimize the application settling time with a spice simulation using the op amp macromodel, or by prototyping.

For more details on tuning this circuit, please read the application note AN4451.

DS13480 - Rev 4 page 27/39



7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

DS13480 - Rev 4 page 28/39



7.1 SOT23-5 package information

Figure 52. SOT23-5 package outline




Table 9. SOT23-5 package mechanical data

	Dimensions							
Ref.	Millimeters			Inches				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α	0.90	1.20	1.45	0.035	0.047	0.057		
A1			0.15			0.006		
A2	0.90	1.05	1.30	0.035	0.041	0.051		
В	0.35	0.40	0.50	0.014	0.016	0.020		
С	0.09	0.15	0.20	0.004	0.006	0.020		
D	2.80	2.90	3.00	0.110	0.114	0.118		
D1		1.90			0.075			
е		0.95			0.037			
E	2.60	2.80	3.00	0.102	0.110	0.118		
F	1.50	1.60	1.75	0.059	0.063	0.069		
L	0.10	0.35	0.60	0.004	0.014	0.024		
K	0°		10°	0°		10°		

DS13480 - Rev 4 page 29/39



7.2 DFN8 2x2 package information

Figure 53. DFN8 2x2 package outline

Table 10. DFN8 2x2 package mechanical data

	Dimensions						
Ref.	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	0.51	0.55	0.60	0.020	0.022	0.024	
A1			0.05			0.002	
A3		0.15			0.006		
b	0.18	0.25	0.30	0.007	0.010	0.012	
D	1.85	2.00	2.15	0.073	0.079	0.085	
D2	1.45	1.60	1.70	0.057	0.063	0.067	
E	1.85	2.00	2.15	0.073	0.079	0.085	
E2	0.75	0.90	1.00	0.030	0.035	0.039	
е		0.50			0.020		
L	0.225	0.325	0.425	0.009	0.013	0.017	
ddd			0.08			0.003	

DS13480 - Rev 4 page 30/39






Figure 54. DFN8 2x2 recommended footprint

Note: The exposed pad of the DFN8 2x2 can be connected to VCC- or left floating.

DS13480 - Rev 4 page 31/39



7.3 MiniSO8 package information

PIN 1 IDENTIFICATION

Figure 55. MiniSO8 package outline

Table 11. MiniSO8 package mechanical data

	Dimensions							
Ref.	Millimeters			Inches				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
А			1.1			0.043		
A1	0		0.15	0		0.0006		
A2	0.75	0.85	0.95	0.030	0.033	0.037		
b	0.22		0.40	0.009		0.016		
С	0.08		0.23	0.003		0.009		
D	2.80	3.00	3.20	0.11	0.118	0.126		
Е	4.65	4.90	5.15	0.183	0.193	0.203		
E1	2.80	3.00	3.10	0.11	0.118	0.122		
е		0.65			0.026			
L	0.40	0.60	0.80	0.016	0.024	0.031		
L1		0.95			0.037			
L2		0.25			0.010			
k	0°		8°	0°		8°		
ccc			0.10			0.004		

DS13480 - Rev 4 page 32/39



7.4 SO8 package information

SEATING PLANE

C C C C B SECTION B-B

SECTION B-B

BASE METAL

0010023_50-807.692.Rev10

Figure 56. SO8 package outline

Table 12. SO8 mechanical data

Dim.	mm					
Dim.	Min.	Тур.	Max.			
А			1.75			
A1	0.10		0.25			
A2	1.25					
b	0.31		0.51			
b1	0.28		0.48			
С	0.10		0.25			
c1	0.10		0.23			
D	4.80	4.90	5.00			
E	5.80	6.00	6.20			
E1	3.80	3.90	4.00			
е		1.27				
h	0.25		0.50			
L	0.40		1.27			
L1		1.04				
L2		0.25				
k	0°		8°			
ccc			0.10			

DS13480 - Rev 4 page 33/39



7.5 SO14 package information

Figure 57. SO14 package outline




Table 13. SO14 package mechanical data

	Dimensions							
Symbol	Millimeters			Inches				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
D	8.55		8.75	0.336		0.344		
E	5.8		6.2	0.228		0.244		
е		1.27			0.050			
e3		7.62			0.300			
F	3.8		4.0	0.149		0.157		
G	4.6		5.3	0.181		0.208		
L	0.5		1.27	0.019		0.050		
М			0.68			0.026		
А			1.75			0.068		
a1	0.1		0.2	0.003		0.007		
a2			1.65			0.064		
b	0.35		0.46	0.013		0.018		
b1	0.19		0.25	0.007		0.010		
С		0.5			0.019			
c1			45°	(typ.)				
S	8° (max.)							

DS13480 - Rev 4 page 34/39



7.6 TSSOP14 package information

Figure 58. TSSOP14 package outline




Table 14. TSSOP14 package mechanical data

	Dimensions						
Symbol		Millimeters			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А			1.2			0.047	
A1	0.05		0.15	0.002	0.004	0.006	
A2	0.8	1	1.05	0.031	0.039	0.041	
b	0.19		0.30	0.007		0.012	
С	0.09		0.20	0.004		0.0089	
D	4.9	5	5.1	0.193	0.197	0.201	
E	6.2	6.4	6.6	0.244	0.252	0.260	
E1	4.3	4.4	4.48	0.169	0.173	0.176	
е		0.65 BSC			0.0256 BSC		
K	0°		8°	0°		8°	
L1	0.45	0.60	0.75	0.018	0.024	0.030	

DS13480 - Rev 4 page 35/39



8 Ordering information

Table 15. Order code

Order code	Channel	Temperature range	Package	Marking
TSV791ILT	1	40.004.405.00	SOT23-5	K2B
TSV792IQ2T	2		DFN8 2x2	K2B
TSV792IST	2		MiniSO8	K2B
TSV792IDT	2	-40 °C to 125 °C	SO8	TSV792I
TSV794IDT	4		SO14	TSV794I
TSV794IPT	4		TSSOP14	TSV794I
TSV791IYLT	1		SOT23-5	K227
TSV792IYST	2	-40 °C to 125 °C automotive grade ⁽¹⁾	MiniSO8	K227
TSV792IYDT	2		SO8	TSV792Y
TSV794IYDT	4		SO14	TSV794Y
TSV794IYPT	4		TSSOP14	TSV794Y

Qualification and characterization according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 & Q002 or equivalent are on-going.

DS13480 - Rev 4 page 36/39



Revision history

Table 16. Document revision history

Date	Revision	Changes
11-Nov-2020	1	Initial release.
11-Jan-2021	2	Updated V _{io} and CMR condititions in Table 7.
26-May-2021	3	Updated V_{io} and $\Delta V_{io}/\Delta T$ conditions in Table 6 and Table 7.
29-Aug-2022	4	Added new part number TSV794, new SO14 and TSSOP14 packages, Section 1.3 TSV794 quad operational amplifier, Section 7.5 SO14 package information and Section 7.6 TSSOP14 package information. Updated description on the cover page and Table 15. Added I _{ib} and I _{io} maximum values in Table 6, Table 7 and Table 8

DS13480 - Rev 4 page 37/39





Contents

1	Pin c	lescription	2
	1.1	TSV791 single operational amplifier	2
	1.2	TSV792 dual operational amplifier	3
	1.3	TSV794 quad operational amplifier	4
2	Abso	olute maximum ratings and operating conditions	5
3	Elect	trical characteristics	6
4	Typic	cal performance characteristics	12
5	Appl	ication information	20
	5.1	Operating voltages	20
	5.2	Input offset voltage drift overtemperature	20
	5.3	Long term input offset voltage drift	20
	5.4	Unused channel	
	5.5	EMI rejection	21
	5.6	Maximum power dissipation	22
	5.7	Capacitive load and stability	22
	5.8	Resistor values for high speed op amp design	23
	5.9	Settling time	24
	5.10	PCB layout recommendations	24
	5.11	Decoupling capacitor	25
	5.12	Macro model	25
6	Typic	cal applications	26
	6.1	Low-side current sensing	26
	6.2	Photodiode transimpedance amplification	26
7	Pack	age information	28
	7.1	SOT23-5 package information	29
	7.2	DFN8 2x2 package information	30
	7.3	MiniSO8 package information	32
	7.4	SO8 package information	33
	7.5	SO14 package information	34
	7.6	TSSOP14 package information	35
8	Orde	ring information	36
Rev	ision	history	37



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

DS13480 - Rev 4 page 39/39