## NBA3N201S

### 3.3 V Automotive Grade M-LVDS Driver Receiver

## Description

The NBA3N201S is a 3.3 V supply differential Multipoint Low Voltage (M-LVDS) line Driver and Receiver for automotive applications. NBA3N201S offers the Type-1 receiver threshold at 0.0 V

The NBA3N201S has Type-1 receivers that detect the bus state with as little as 50 mV of differential input voltage over a common-mode voltage range of -1 V to 3.4 V . Type -1 receivers have near zero thresholds ( $\pm 50 \mathrm{mV}$ ) and exhibit 25 mV of differential input voltage hysteresis to prevent output oscillations with slowly changing signals or loss of input.

NBA3N201S supports Simplex or Half Duplex bus configurations.

## Features

- Low-Voltage Differential $30 \Omega$ to $55 \Omega$ Line Drivers and Receivers for Signaling Rates Up to 200 Mbps
- Type-1 Receivers Incorporate 25 mV of Hysteresis
- Controlled Driver Output Voltage Transition Times for Improved Signal Quality
- -1 V to 3.4 V Common-Mode Voltage Range Allows Data Transfer With up to 2 V of Ground Noise
- Bus Pins High Impedance When Disabled or VCC $\leq 1.5 \mathrm{~V}$
- M-LVDS Bus Power Up/Down Glitch Free
- Operating range: $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 10 \% \mathrm{~V}(3.0$ to 3.6 V$)$
- Operation from $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$.
- AEC-Q100 Qualified and PPAP Capable
- These are $\mathrm{Pb}-$ Free Devices


## Applications

- Low-Power High-Speed Short-Reach Alternative to TIA/EIA-485
- Backplane or Cabled Multipoint Data and Clock Transmission
- Cellular Base Stations
- Central-Office Switches
- Network Switches and Routers
- Automotive

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com

| $\sqrt{2 \pi}$ | MARKING DIAGRAMS |
| :---: | :---: |
| 1 | 8 H- H- $^{\text {H }}$ |
|  | NA201 |
| SOIC-8 | AYWW |
| D SUFFIX |  |
| CASE 751 | $1 \ddot{\theta} \mathrm{~B}$ \# |
| NA201 | = Specific Device Code |
| A | = Assembly Location |
| Y | = Year |
| WW | = Work Week |
| - | = Pb-Free Package |

ORDERING INFORMATION
See detailed ordering and shipping information on page 18 of this data sheet.

## NBA3N201S



Figure 1. Logic Diagram


Figure 2. Pinout Diagram (Top View)

Table 1. PIN DESCRIPTION

| Number | Name | I/O Type | Open Default | Description |
| :---: | :---: | :---: | :---: | :--- |
| 1 | R | LVCMOS Output |  | Receiver Output Pin |
| 2 | RE | LVCMOS Input | High | Receiver Enable Input Pin (LOW = Active, HIGH = High Z <br> Output) |
| 3 | DE | LVCMOS Input | Low | Driver Enable Input Pin (LOW = High Z Output, HIGH=Active) |
| 4 | D | LVCMOS Input |  | Driver Input Pin |
| 5 | GND |  | Ground Supply pin. Pin must be connected to power supply to <br> guarantee proper operation. |  |
| 6 | A | M-LVDS Input <br> /Output |  | Transceiver True Input/Output Pin |
| 7 | B | M-LVDS Input <br> /Output |  | Transceiver Invert Input/Output Pin <br> 8 |
| VCC |  |  | Power Supply pin. Pin must be connected to power supply to <br> guarantee proper operation. |  |

## NBA3N201S

Table 2. DEVICE FUNCTION TABLE

| TYPE 1 Receiver | Inputs |  | Output |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\text {ID }}=\mathrm{V}_{\text {A }}-\mathrm{V}_{\mathrm{B}}$ | RE | R |  |
|  | $\mathrm{V}_{\mathrm{ID}} \geq 50 \mathrm{mV}$ | L | H |  |
|  | $-50 \mathrm{mV}<\mathrm{V}_{\text {ID }}<50 \mathrm{mV}$ | L | ? |  |
|  | $\mathrm{V}_{\text {ID }} \leq-50 \mathrm{mV}$ | L | L |  |
|  | X | H | Z |  |
|  | X | Open | Z |  |
|  | Open | L | ? |  |
| DRIVER | Input | Enable | Output |  |
|  | D | DE | A/Y | B / Z |
|  | L | H | L | H |
|  | H | H | H | L |
|  | Open | H | L | H |
|  | X | Open | Z | Z |
|  | X | L | Z | Z |

$\mathrm{H}=$ High, $\mathrm{L}=$ Low, $\mathrm{Z}=$ High Impedance, $\mathrm{X}=$ Don't Care, $?=$ Indeterminate

NBA3N201S

Table 3. ATTRIBUTES (Note 1)

| Characteristics |  | Value |  |
| :--- | :--- | :--- | :---: |
| ESD <br> Protection | Human Body Model (JEDEC <br> Standard 22, Method A114-A) | A, B <br> All Pins | $\pm 6 \mathrm{kV}$ <br> $\pm 2 \mathrm{kV}$ |
|  | Machine Model | All Pins | $\pm 200 \mathrm{~V}$ |
|  | Charged -Device Model (JEDEC <br> Standard 22, Method C101) | All Pins | $\pm 1500 \mathrm{~V}$ |
|  | Level 1 |  |  |
| Flammability Rating <br> Oxygen Index | UL-94 code V-0 A 1/8" <br> 28 <br> To 34 |  |  |
| Transistor Count |  |  | 917 Devices |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |  |  |  |

1. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS (Note 2)

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |  |  | $-0.5 \leq \mathrm{V}_{\mathrm{CC}} \leq 4.0$ | V |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage | D, DE, RE |  | $-0.5 \leq \mathrm{V}_{\text {IN }} \leq 4.0$ | V |
|  |  | A, B |  | $-1.8 \leq \mathrm{V}_{\text {IN }} \leq 4.0$ |  |
| lout | Output Voltage | $\begin{gathered} R \\ A, B \end{gathered}$ |  | $\begin{aligned} & -0.3 \leq \text { I OUT } \leq 4.0 \\ & -1.8 \leq \text { l OUT } \leq 4.0 \end{aligned}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature Range, Industrial |  |  | -40 to $\leq+125$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Junction-to-Ambient) | $\begin{gathered} 0 \text { lfpm } \\ 500 \mathrm{lfpm} \end{gathered}$ | SOIC-8 | $\begin{aligned} & 190 \\ & 130 \end{aligned}$ | $\begin{aligned} & \hline{ }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{W} \end{aligned}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | (Note 3) | SOIC-8 | 41 to 44 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave Solder |  |  | 265 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation (Continuous) |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ 25^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<125^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \hline 725 \\ 5.8 \\ 377 \end{gathered}$ | $\underset{\mathrm{mW} /{ }^{\circ} \mathrm{C}}{\mathrm{m}}$ mW |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
2. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected.
3. JEDEC standard multilayer board - 2S2P (2 signal, 2 power).

Table 5. DC CHARACTERISTICS VCC $=3.3 \pm 10 \% \mathrm{~V}\left(3.0\right.$ to 3.6 V ), $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (See Notes 4,5 )

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Power Supply Current <br> Receiver Disabled Driver Enabled RE and DE at $\mathrm{V}_{\mathrm{Cc}}, \mathrm{R}_{\mathrm{L}}=50 \Omega$, All others open Driver and Receiver Disabled RE at VCC, DE at $0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=$ No Load, All others open Driver and Receiver Enabled RE at $0 \mathrm{~V}, \mathrm{DE}$ at $\mathrm{V}_{\mathrm{CC}}, \mathrm{R}_{\mathrm{L}}=50 \Omega$, All others open Receiver Enabled Driver Disabled RE at $0 V$, DE at $0 \vee$, $R_{L}=50 \Omega$, All others open |  | $\begin{gathered} 13 \\ 1 \\ 16 \end{gathered}$ | $\begin{gathered} 22 \\ 4 \\ 24 \\ 13 \end{gathered}$ | mA |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | 2 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | GND |  | 0.8 | V |
| VBUS | Voltage at any bus terminal VA, VB, VY or VZ | -1.4 |  | 3.8 | V |
| \|VID| | Magnitude of differential input voltage | 0.05 |  | $\mathrm{V}_{\mathrm{CC}}$ |  |

DRIVER

| $\left\|\mathrm{V}_{\text {AB }}\right\|$ | Differential output voltage magnitude (see Figure 4) | 440 | 690 | mV |
| :---: | :---: | :---: | :---: | :---: |
| $\Delta\left\|\mathrm{V}_{\mathrm{AB}}\right\|$ | Change in Differential output voltage magnitude between logic states (see Figure 4) | -50 | 50 | mV |
| $\mathrm{V}_{\text {OS(SS }}$ | Steady state common mode output voltage (see Figure 5) | 0.8 | 1.2 | V |
| $\Delta \mathrm{V}_{\text {OS(SS) }}$ | Change in Steady state common mode output voltage between logic states (see Figure 5) | -50 | 50 | mV |
| $\mathrm{V}_{\text {OS(PP) }}$ | Peak-to-peak common-mode output voltage (see Figure 5) |  | 150 | mV |
| $\mathrm{V}_{\text {AOC }}$ | Maximum steady-state open-circuit output voltage (see Figure 9) | 0 | 2.4 | V |
| $\mathrm{V}_{\text {BOC }}$ | Maximum steady-state open-circuit output voltage (see Figure 9) | 0 | 2.4 | V |
| $\mathrm{V}_{\mathrm{P}(\mathrm{H})}$ | Voltage overshoot, low-to-high level output (see Figure 7) |  | 1.2 V ${ }_{\text {SS }}$ | V |
| $\mathrm{V}_{\mathrm{P}(\mathrm{L})}$ | Voltage overshoot, high-to-low level output (see Figure 7) | $-0.2 \mathrm{~V}_{\text {SS }}$ |  | V |
| $\mathrm{IIH}^{\text {l }}$ | High-level input current (D, DE) $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ | 0 | 10 | uA |
| ILL | Low-level input current (D, DE) $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | 0 | 10 | uA |
| Jlos | Differential short-circuit output current magnitude (see Figure 6) |  | 24 | mA |
| loz | High-impedance state output current (driver only) $-1.4 \mathrm{~V} \leq(\mathrm{VA}$ or VB$) \leq 3.8 \mathrm{~V}$, other output at 1.2 V | -15 | 10 | uA |
| lo(OFF) | Power-off output current $\left(0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 1.5 \mathrm{~V}\right)$ $-1.4 \mathrm{~V} \leq(\mathrm{VA}$ or VB$) \leq 3.8 \mathrm{~V}$, other output at 1.2 V | -10 | 10 | uA |

## RECEIVER

| $\mathrm{V}_{\text {IT }+}$ | Positive-going Differential Input voltage Threshold (See Figure 11 \& Table 8) |  |  | 50 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Type 1 |  |  |  |  |
| $\mathrm{V}_{\text {IT- }}$ | Negative-going Differential Input voltage Threshold (See Figure 11 \& Table 8) | -50 |  |  | mV |
|  | Type 1 |  |  |  |  |
| $\mathrm{V}_{\mathrm{HYS}}$ | Differential Input Voltage Hysteresis (See Figure 11 and Table 2) |  | 25 |  | mV |
|  | Type 1 |  |  |  |  |
| VOH | High-level output voltage ( $1 \mathrm{OH}=-8 \mathrm{~mA}$ | 2.4 |  |  | V |
| VOL | Low-level output voltage (IOL = 8 mA) |  |  | 0.4 | V |
| $\mathrm{IIH}^{\text {H }}$ |  | -10 |  | 0 | $\mu \mathrm{A}$ |
| IIL | $\overline{\mathrm{RE}}$ Low-level input current (VIL $=0.8 \mathrm{~V}$ ) | -10 |  | 0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{O}}$ | High-impedance state output current (VO $=0 \mathrm{~V}$ of 3.6 V ) | -10 |  | 15 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{A}} / \mathrm{C}_{\mathrm{B}}$ | Input Capacitance $\mathrm{VI}=0.4 \sin \left(30 \mathrm{E}^{6} \pi \mathrm{t}\right)+0.5 \mathrm{~V}$, other outputs at 1.2 V using HP4194A impedance analyzer (or equivalent) |  | 3 |  | pF |
| $\mathrm{C}_{\text {AB }}$ | Differential Input Capacitance $\mathrm{V}_{\mathrm{AB}}=0.4 \sin \left(30 \mathrm{E}^{6} \pi \mathrm{t}\right) \mathrm{V}$, other outputs at 1.2 V using HP4194A impedance analyzer (or equivalent) |  |  | 2.5 | pF |
| $\mathrm{C}_{\text {A/B }}$ | Input Capacitance Balance, (CA/Cв) | 99 |  | 101 | \% |

Table 5. DC CHARACTERISTICS VCC $=3.3 \pm 10 \% \mathrm{~V}(3.0$ to 3.6 V$)$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (See Notes 4,5 )

| Symbol | Characteristic |  | Typ <br> (Note <br> $5)$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Max | Unit |  |  |  |  |

## BUS INPUT AND OUTPUT

| $\mathrm{I}_{\mathrm{A}}$ | Input Current Receiver or Transceiver with Driver Disabled $\begin{array}{r} \mathrm{V}_{\mathrm{A}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=1.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{A}}=0.0 \mathrm{~V} \text { or } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=1.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{A}}=-1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=1.2 \mathrm{~V} \end{array}$ | $\begin{gathered} 0 \\ -20 \\ -32 \end{gathered}$ |  | 32 20 0 | uA |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{B}}$ | Input Current Receiver or Transceiver with Driver Disabled $\begin{array}{r} \mathrm{V}_{\mathrm{B}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=1.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{B}}=0.0 \mathrm{~V} \text { or } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=1.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{B}}=-1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=1.2 \mathrm{~V} \end{array}$ | $\begin{gathered} 0 \\ -20 \\ -32 \end{gathered}$ |  | 32 20 0 | uA |
| ${ }_{\text {AB }}$ | Differential Input Current Receiver or Transceiver with driver disabled ( $\mathrm{I}_{\mathrm{A}}-\mathrm{I}_{\mathrm{B}}$ ) $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}},-1.4 \leq \mathrm{V}_{\mathrm{A}} \leq 3.8 \mathrm{~V}$ | -4 |  | 4 | uA |
| $\mathrm{I}_{\mathrm{A}(\mathrm{OFF})}$ | Input Current Receiver or Transceiver Power Off $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 1.5$ and: $\begin{array}{r} \mathrm{V}_{\mathrm{A}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=1.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{A}}=0.0 \mathrm{~V} \text { or } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=1.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{A}}=-1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=1.2 \mathrm{~V} \end{array}$ | $\begin{gathered} 0 \\ -20 \\ -32 \end{gathered}$ |  | 32 20 0 | uA |
| $\mathrm{I}_{\mathrm{B} \text { (OFF) }}$ | Input Current Receiver or Transceiver Power Off $0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 1.5$ and: $\begin{array}{r} \mathrm{V}_{\mathrm{B}}=3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=1.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{B}}=0.0 \mathrm{~V} \text { or } 2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=1.2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{B}}=-1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=1.2 \mathrm{~V} \end{array}$ | $\begin{gathered} 0 \\ -20 \\ -32 \end{gathered}$ |  | 32 20 0 | uA |
| $\mathrm{I}_{\text {AB(OFF) }}$ | Receiver Input or Transceiver Input/Output Power Off Differential Input Current; ( $\mathrm{I}_{\mathrm{A}}-\mathrm{I}_{\mathrm{B}}$ ) $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}, 0 \leq \mathrm{V}_{\mathrm{CC}} \leq 1.5 \mathrm{~V},-1.4 \leq \mathrm{V}_{\mathrm{A}} \leq 3.8 \mathrm{~V}$ | -4 |  | 4 | uA |
| $\mathrm{C}_{\text {A }}$ | Transceiver Input Capacitance with Driver Disabled $\mathrm{V}_{\mathrm{A}}=0.4 \sin \left(30 \mathrm{E}^{6} \pi \mathrm{t}\right)+0.5 \mathrm{~V}$ using HP4194A impedance analyzer (or equivalent); $\mathrm{V}_{\mathrm{B}}=1.2 \mathrm{~V}$ |  | 5 |  | pF |
| $\mathrm{C}_{B}$ | Transceiver Input Capacitance with Driver Disabled $\mathrm{V}_{\mathrm{B}}=0.4 \sin \left(30 \mathrm{E}^{6} \pi \mathrm{t}\right)+0.5 \mathrm{~V}$ using HP4194A impedance analyzer (or equivalent); $\mathrm{V}_{\mathrm{A}}=1.2 \mathrm{~V}$ |  | 5 |  | pF |
| $\mathrm{C}_{\text {AB }}$ | Transceiver Differential Input Capacitance with Driver Disabled $\mathrm{V}_{\mathrm{A}}=0.4 \sin \left(30 \mathrm{E}^{6} \pi t\right)+$ 0.5 V using HP4194A impedance analyzer (or equivalent); $\mathrm{V}_{\mathrm{B}}=1.2 \mathrm{~V}$ |  |  | 3.0 | pF |
| $\mathrm{C}_{\text {A }}$ B | Transceiver Input Capacitance Balance with Driver Disabled, (CA/CB) | 99 |  | 101 | \% |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm.
4. See Figure 3. DC Measurements reference.
5. Typ value at $25^{\circ} \mathrm{C}$ and 3.3 VCC supply voltage.

Table 6. DRIVER AC CHARACTERISTICS VCC $=3.3 \pm 10 \% \mathrm{~V}\left(3.0\right.$ to 3.6 V ), $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Note 6)

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }} / \mathrm{t}_{\text {PHL }}$ | Propagation Delay (See Figure 7) | 1.0 | 1.5 | 2.4 | ns |
| $\mathrm{t}_{\text {PHZ }} / \mathrm{t}_{\text {PLZ }}$ | Disable Time HIGH or LOW state to High Impedance (See Figure 8) |  |  | 7 | ns |
| $\mathrm{t}_{\text {PZH }} / \mathrm{t}_{\text {PZL }}$ | Enable Time High Impedance to HIGH or LOW state (See Figure 8) |  |  | 7 | ns |
| $\mathrm{t}_{\text {SK(P) }}$ | Pulse Skew (\|tPLH - tehl ${ }^{\text {a }}$ (See Figure 7) |  | 0 | 150 | ps |
| $\mathrm{t}_{\text {SK(PP) }}$ | Device to Device Skew similar path and conditions (See Figure 7) |  |  | 1 | ns |
| $\mathrm{t}_{\text {JIT (PER) }}$ | Period Jitter RMS, 100 MHz (Source tr/tf $0.5 \mathrm{~ns}, 10$ and $90 \%$ points, 30k samples. Source jitter de-embedded from Output values ) (See Figure 10) |  | 2 | 3.5 | ps |
| $t_{\text {JIT(PP) }}$ | Peak-to-peak Jitter, 200 Mbps 2 ${ }^{15}$ _1 PRBS (Source tr/tf 0.5 ns, 10 and 90\% points, 100k samples. Source jitter de-embedded from Output values) (See Figure 10) |  | 30 | 160 | ps |
| tr / tf | Differential Output rise and fall times (See Figure 7) | 0.9 |  | 1.6 | ns |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm.
6. Typ value at $25^{\circ} \mathrm{C}$ and $3.3 \mathrm{~V}_{\mathrm{CC}}$ supply voltage.

Table 7. RECEIVER AC CHARACTERISTICS VCC $=3.3 \pm 10 \% \mathrm{~V}(3.0$ to 3.6 V$)$, $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Note 7)

| Symbol | Characteristic | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tPLH} / \mathrm{t}_{\text {PHL }}$ | Propagation Delay (See Figure 12) | 2 | 4 | 6 | ns |
| tPHZ / tplz | Disable Time HIGH or LOW state to High Impedance (See Figure 13) |  |  | 10 | ns |
| $\mathrm{t}_{\text {PZH }} / \mathrm{t}_{\text {PZL }}$ | Enable Time High Impedance to HIGH or LOW state (See Figure 13) |  |  | 18 | ns |
| $\mathrm{t}_{\text {SK(P) }}$ | Pulse Skew (\|tpLH - tpHLI) (See Figure 14) $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ <br> Type 1 |  | 100 | 400 | ps |
| $\mathrm{t}_{\text {SK(PP) }}$ | Device to Device Skew similar path and conditions (See Figure 12) $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$ |  |  | 1 | ns |
| $\mathrm{t}_{\text {JIT(PER) }}$ | Period Jitter RMS, 100 MHz (Source: VID $=200 \mathrm{mV}_{\mathrm{pp}} \mathrm{V}_{\mathrm{CM}}=1 \mathrm{~V}$, tr/tf $0.5 \mathrm{~ns}, 10$ and 90 \% points, 30k samples. Source jitter de-embedded from Output values ) (See Figure 14) |  | 4 | 8 | ps |
| $\mathrm{t}_{\text {JIT(PP) }}$ | Peak-to-peak Jitter, 200 Mbps $2^{15}-1$ PRBS (Source tr/ff $0.5 \mathrm{~ns}, 10 \%$ and $90 \%$ points, 100k samples. Source jitter de-embedded from Output values) (See Figure 14) <br> Type 1 |  | 300 | 800 | ps |
| tr / tf | Differential Output rise and fall times (See Figure 14) $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 1 |  | 2.3 | ns |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
7. Typ value at $25^{\circ} \mathrm{C}$ and 3.3 VCC supply voltage. .


Figure 3. Driver Voltage and Current Definitions


Figure 4. Differential Output Voltage Test Circuit

## NBA3N201S



A

B

A. All input pulses are supplied by a generator having the following characteristics: tr or $\mathrm{tt} \leq 1 \mathrm{~ns}$, pulse frequency $=500 \mathrm{kHz}$, duty cycle $=50 \pm 5 \%$.
B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are $20 \%$ tolerance.
C. R1 and R2 are metal film, surface mount, $1 \%$ tolerance, and located within 2 cm of the D.U.T.
D. The measurement of $\operatorname{Vos}(\mathrm{PP})$ is made on test equipment with $\mathrm{a}-3 \mathrm{~dB}$ bandwidth of at least 1 GHz .

Figure 5. Test Circuit and Definitions for the Driver Common-Mode Output Voltage


Figure 6. Driver Short-Circuit Test Circuit

A. All input pulses are supplied by a generator having the following characteristics: tr or $\mathrm{t} \leq 1 \mathrm{~ns}$, frequency $=500 \mathrm{kHz}$, duty cycle $=50 \pm 5 \%$.
B. C1, C2, and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are $20 \%$.
C. R1 is a metal film, surface mount, and $1 \%$ tolerance and located within 2 cm of the D.U.T.
D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz .

Figure 7. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal

A. All input pulses are supplied by a generator having the following characteristics: tr or $\mathrm{t} \leq 1 \mathrm{~ns}$, frequency $=500 \mathrm{kHz}$, duty cycle $=50 \pm 5 \%$.
B. C1, C2, C3, and C4 includes instrumentation and fixture capacitance within 2 cm of the D.U.T. and are $20 \%$.
C. R1 and R2 are metal film, surface mount, and $1 \%$ tolerance and located within 2 cm of the D.U.T.
D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz .

Figure 8. Driver Enable and Disable Time Circuit and Definitions


Figure 9. Maximum Steady State Output Voltage

## NBA3N201S



Period Jitter

A. All input pulses are supplied by an Agilent 8304A Stimulus System.
B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
C. Period jitter is measured using a $100 \mathrm{MHz} 50 \pm 1 \%$ duty cycle clock input.
D. Peak-to-peak jitter is measured using a 200 Mbps 215-1 PRBS input.

Figure 10. Driver Jitter Measurement Waveforms


Figure 11. Receiver Voltage and Current Definitions

## NBA3N201S


A. All input pulses are supplied by a generator having the following characteristics: tr or $\mathrm{tf} \leq 1 \mathrm{~ns}$, frequency $=50 \mathrm{MHz}$, duty cycle $=50$ $\pm 5 \%$. CL is a combination of a $20 \%$-tolerance, low-loss ceramic, surface-mount capacitor and fixture capacitance within 2 cm of the D.U.T.
B. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz .

Figure 12. Receiver Timing Test Circuit and Waveforms

A. All input pulses are supplied by a generator having the following characteristics: tr or tis 1 ns , frequency $=500 \mathrm{kHz}$, duty cycle $=50$ $\pm 5 \%$.
B. RL is $1 \%$ tolerance, metal film, surface mount, and located within 2 cm of the D.U.T.
C. CL is the instrumentation and fixture capacitance within 2 cm of the DUT and $20 \%$.

Figure 13. Receiver Enable/Disable Time Test Circuit and Waveforms


Period Jitter

A. All input pulses are supplied by an Agilent 8304A Stimulus System.
B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
C. Period jitter is measured using a $100 \mathrm{MHz} 50 \pm 1 \%$ duty cycle clock input.
D. Peak-to-peak jitter is measured using a $200 \mathrm{Mbps} 2^{15}-1$ PRBS input.

Figure 14. Receiver Jitter Measurement Waveforms

Table 8. TYPE-1 RECEIVER INPUT THRESHOLD TEST VOLTAGES

| Applied Voltages |  | Resulting Differential Input Voltage | Resulting CommonMode Input Voltage | Receiver Output |
| :---: | :---: | :---: | :---: | :---: |
| VIA | VIB | VID | VIC |  |
| 2.400 | 0.000 | 2.400 | 1.200 | H |
| 0.000 | 2.400 | -2.400 | 1.200 | L |
| 3.800 | 3.750 | 0.050 | 3.775 | H |
| 3.750 | 3.800 | -0.050 | 3.775 | L |
| -1.350 | -1.400 | 0.050 | -1.375 | H |
| -1.400 | -1.350 | -0.050 | -1.375 | L |

$H=$ high level, $L=$ low level, output state assumes receiver is enabled $(R E=L)$

## NBA3N201S



Figure 15. Equivalent Input and Output Schematic Diagrams

## NBA3N201S

## APPLICATION INFORMATION

## Receiver Input Threshold (Failsafe)

The MLVDS standard defines a type 1 and type 2 receiver Type 1 receivers include no provisions for failsafe and have their differential input voltage thresholds near zero volts.

Type 2 receivers have their differential input voltage thresholds offset from zero volts to detect the absence of a voltage difference. The impact to receiver output by the offset input can be seen in Table 9 and Figure 16.

Table 9. RECEIVER INPUT VOLTAGE THRESHOLD REQUIREMENTS

| Receiver Type | Output Low | Output High |
| :---: | :---: | :---: |
| Type 1 | $-2.4 \mathrm{~V} \leq \mathrm{VID} \leq-0.05 \mathrm{~V}$ | $0.05 \mathrm{~V} \leq \mathrm{VID} \leq 2.4 \mathrm{~V}$ |
| Type 2 | $-2.4 \mathrm{~V} \leq \mathrm{VID} \leq 0.05 \mathrm{~V}$ | $0.15 \mathrm{~V} \leq \mathrm{VID} \leq 2.4 \mathrm{~V}$ |



Figure 16. Receiver Differential Input Voltage Showing Transition Regions by Type

## LIVE INSERTION/GLITCH-FREE POWER UP/DOWN

The NBA3N201S provides a glitch-free power up/down feature that prevents the M-LVDS outputs of the device from turning on during a power up or power down event. This is especially important in live insertion applications, when a device is physically connected to an M-LVDS multipoint bus and $\mathrm{V}_{\mathrm{CC}}$ is ramping.

While the M-LVDS interface for these devices is glitch free on power up/down, the receiver output structure is not.

Figure 17 shows the performance of the receiver output pin, R (CHANNEL 2), as $\mathrm{V}_{\mathrm{CC}}$ (CHANNEL 1) is ramped. The glitch on the R pin is independent of the RE voltage. Any complications or issues from this glitch are easily resolved in power sequencing or system requirements that suspend operation until $\mathrm{V}_{\mathrm{CC}}$ has reached a steady state value.


Figure 17. M-LVDS Receiver Output: VCC (CHANNEL 1), R Pin (CHANNEL 2)

Simplex Theory Configurations: Data flow is unidirectional and Point-to-Point from one Driver to one Receiver. NBA3N201S devices provide a high signal current allowing long drive runs and high noise immunity. Single terminated interconnects yield high amplitude levels.


Figure 18. Point-to-Point Simplex Single Termination

Simplex Multidrop Theory Configurations: Data flow is unidirectional from one Driver with one or more Receivers Multiple boards required. Single terminated interconnects yield high amplitude levels. Parallel terminated interconnects yield typical MLVDS amplitude levels and

Parallel terminated interconnects yield typical MLVDS amplitude levels and minimizes reflections. See Figures 18 and 19. A NBA3N201S can be used as the driver or as a receiver.


Figure 19. Parallel-Terminated Simplex
minimizes reflections. On the Evaluation Test Board, Headers P1, P2, and P3 may be used as need to interconnect transceivers to a each other or a bus. See Figures 20 and 21. A NBA3N201S can be used as the driver or as a receiver.

## NBA3N201S



Figure 20. Multidrop or Distributed Simplex with Single Termination


Figure 21. Multidrop or Distributed Simplex with Double Termination

## Half Duplex Multinode Multipoint Theory

 Configurations: Data flow is unidirectional and selected from one of multiple possible Drivers to multiple Receivers. One "Two Node" multipoint connection can be accomplished with a single evaluation test board. More than Two Nodes requires multiple evaluation test boards. Parallel terminated interconnects yield typical MLVDS amplitudelevels and minimizes reflections. Parallel terminated interconnects yield typical LMVDS amplitude levels and minimizes reflections. On the Test Board, Headers P1, P2, and P3 may be used as need to interconnect transceivers to each other or a bus. See Figure 22. A NBA3N201S can be used as the driver or as a receiver.


Figure 22. Multinode Multipoint Half Duplex (requires Double Termination)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


Figure 23.

ORDERING INFORMATION

| Device | Receiver | Pin 1 Quadrant | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: | :---: | :---: |
| NBA3N201SDG | Type 1 | Q1 | SOIC-8 <br> (Pb-Free) | 98 Units / Rail |
| NBA3N201SDR2G | Type 1 | Q1 | SOIC-8 <br> (Pb-Free) | $2500 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


SOIC-8 NB
CASE 751-07
ISSUE AK
SCALE 1:1
NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
. CONTROLLING DIMENSION: MILLIMETER.
2. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
3. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
4. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
5. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC |  | 0.050 BSC |  |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 | $\circ$ | $8^{\circ}$ | 0 |
|  | $\circ$ | 8 |  |  |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

GENERIC
MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
L Wafer Lot
= Year
= Work Week
= Pb-Free Package
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{=}$ ", may or may not be present. Some products may not follow the Generic Marking.
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-8 NB | PAGE 1 OF 2 |

[^0] special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB
CASE 751-07
ISSUE AK
DATE 16 FEB 2011

STYLE

| PIN 1. | EMITTER |
| ---: | :--- |
| 2. | COLLECTOR |
| 3. | COLLECTOR |
| 4. | EMITTER |
| 5. | EMITTER |
| 6. | BASE |
| 7. | BASE |
| 8. | EMITTER |
| STYLE 5: |  |
| PIN 1. | DRAIN |
| 2. | DRAIN |
| 3. | DRAIN |
| 4. | DRAIN |
| 5. | GATE |
| 6. | GATE |
| 7. | SOURCE |
| 8. | SOURCE |

STYLE 9:
PIN 1. EMITTER, COMMON
COLLECTOR, DIE \#1 COLLECTOR, DIE \#2 EMITTER, COMMON EMITTER, COMMON BASE, DIE \#2
BASE, DIE \#1
8. EMITTER, COMMON

STYLE 13:
PIN 1. N.C.
2. SOURCE
3. SOURCE

GATE
DRAIN
DRAIN
DRAIN
8. DRAIN

STYLE 17:
PIN 1. VCC
2. V2OUT

V1OUT
TXE
RXE
VEE
7. GND
8. ACC

STYLE 21:
PIN 1. CATHODE 1
2. CATHODE 2
3. CATHODE 3

CATHODE 4
CATHODE 5
6. COMMON ANODE
7. COMMON ANODE
8. CATHODE 6

STYLE 25:
PIN 1. VIN
2. $N / C$

REXT
GND
IOUT
IOUT
IOUT
8. IOUT

## STYLE 29:

PIN 1. BASE, DIE \#
EMITTER, \#1
BASE, \#2
. EMITTER, \#2
5. COLLECTOR, \#2
6. COLLECTOR, \#2
7. COLLECTOR, \#1
7. COLLECTOR, \#1

STYLE
PIN 1. COLIECTOR, DIE,
2. COLLECTOR, \#1
3. COLLECTOR, \#2

COLLECTOR, \#2
BASE, \#2
. EMITTER, \#2
7. BASE, \#1
8. EMITTER, \#1

STYLE 6:
PIN 1. SOURCE
DRAIN
3. DRAIN
4. SOURCE

SOURCE
6. GATE
7. GATE
8. SOURCE

STYLE 10:
PIN 1. GROUND
2. BIAS 1
3. OUTPUT
4. GROUND

GROUND
BIAS 2
7. INPUT
8. GROUND

STYLE 14:
PIN 1. N-SOURCE
2. N-GATE

P-SOURCE
P-GATE
5.DRAIN
6. P-DRAIN
7. N-DRAIN
8. N -DRAIN

STYLE 18
PIN 1. ANODE
2. ANODE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. CATHODE
8. CATHODE

STYLE 22 :
PIN 1. I/O LINE
2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC
4. I/O LINE 3
5. COMMON ANODE/GND
6. I/O LINE 4
7. I/O LINE 5
8. COMMON ANODE/GND

STYLE 26:
PIN 1. GND
2. $\mathrm{dv} / \mathrm{dt}$
3. ENABLE
4. ILIMIT
5. SOURCE

SOURCE
7. SOURCE
8. VCC

STYLE 30:
PIN 1. DRAIN 1
2. DRAIN 1
. GATE 2
4. SOURCE 2
5. SOURCE 1/DRAIN 2
. SOURCE 1/DRAIN 2
SOURCE 1/DRAIN 2
8. GATE 1

STYLE 3
STYLE

1. DRAIN, DIE
2. DRAIN, \#1
3. DRAIN, \#
4. DRAIN, \#2
5. DRAIN, \#2
6. GATE, \#2
7. GATE, \#1
8. SOURCE, \#1

## STYLE 7

PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
8. FIRST STAGE Vd

## STYLE 11:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN
8. DRAIN 1

## STYLE 15:

PIN 1. ANODE 1
2. ANODE 1
3. ANODE 1
4. ANODE 1
5. CATHODE, COMMON
6. CATHODE, COMMON
7. CATHODE, COMMON
8. CATHODE, COMMON

## STYLE 19:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN
6. MIRROR 2
7. DRAIN 1
8. MIRROR 1

## STYLE 23:

PIN 1. LINE 1 IN
2. COMMON ANODE/GND
3. COMMON ANODE/GND
4. LINE 2 IN
5. LINE 2 OUT
6. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT

STYLE 27:
PIN 1. ILIMIT
2. OVLO
3. UVLO
4. INPUT+
5. INPUT+
5. SOURCE
6. SOURCE
7. SOURCE
8. DRAIN

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
6. ANODE
8. COMMON CATHODE

## STYLE 8:

PIN 1. COLLECTOR, DIE \#1
2. BASE, \#1
3. BASE, \#2
4. COLLECTOR, \#2
5. COLLECTOR, \#2
6. EMITTER, \#2
7. EMITTER, \#1
8. COLLECTOR, \#1

## STYLE 12

PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 16:

PIN 1. EMITTER, DIE \#1
2. BASE, DIE \#1
3. EMITTER, DIE \#2
3. EMITTER, DIE
4. BASE, DIE \#2
4. BASE, DIE \#2
6. COLLECTOR, DIE \#2
7. COLLECTOR, DIE \#1
8. COLLECTOR, DIE \#1

## STYLE 20:

PIN 1. SOURCE (N)
2. GATE (N)
3. SOURCE (P)
4. GATE (P)
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 24
PIN 1. BASE
2. EMITTER
3. COLLECTOR/ANODE
4. COLLECTOR/ANODE
5. CATHODE
6. CATHODE
7. COLLECTOR/ANODE
8. COLLECTOR/ANODE

## STYLE 28:

PIN 1. SW_TO_GND
2. DA $\bar{S} I C \bar{O} F F$
3. DASIC_SW_DET
4. GND
5. V_MON
6. VBUULK
7. VBULK
8. VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| :---: | :---: | :---: |
| DESCRIPTION: | SOIC-8 NB | PAGE 2 OF 2 |

onsemi and OnSemi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com


[^0]:    onsemi and OnSemi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

