## Synchronous Buck Regulator, 1 A

6 MHz, 600 mA

## FAN53601, FAN53611

## Description

The FAN53601/11 is a 6 MHz , step-down switching voltage regulator, available in 600 mA or 1 A options, that delivers a fixed output from an input voltage supply of 2.3 V to 5.5 V . Using a proprietary architecture with synchronous rectification, the FAN53601/11 is capable of delivering a peak efficiency of $92 \%$, while maintaining efficiency over $80 \%$ at load currents as low as 1 mA .

The regulator operates at a nominal fixed frequency of 6 MHz , which reduces the value of the external components to as low as 470 nH for the output inductor and $4.7 \mu \mathrm{~F}$ for the output capacitor. In addition, the Pulse Width Modulation (PWM) modulator can be synchronized to an external frequency source.

At moderate and light loads, Pulse Frequency Modulation (PFM) is used to operate the device in Power-Save Mode with a typical quiescent current of $24 \mu \mathrm{~A}$. Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed-frequency control, operating at 6 MHz . In Shutdown Mode, the supply current drops below $1 \mu \mathrm{~A}$, reducing power consumption. For applications that require minimum ripple or fixed frequency, PFM Mode can be disabled using the MODE pin.

The FAN53601/11 is available in 6-bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).

## Features

- 600 mA or 1 A Output Current Capability
- $24 \mu \mathrm{~A}$ Typical Quiescent Current
- 6 MHz Fixed-Frequency Operation
- Best-in-Class Load Transient Response
- Best-in-Class Efficiency
- 2.3 V to 5.5 V Input Voltage Range
- Low Ripple Light-Load PFM Mode
- Forced PWM and External Clock Synchronization
- Internal Soft-Start
- Input Under-Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- Optional Output Discharge
- 6-Bump WLCSP, 0.4 mm Pitch
- These are Pb -Free and Halid Free Devices


WLCSP6 $1.16 \times 0.86 \times 0.586$
CASE 567QE


WLCSP6 $1.16 \times 0.86 \times 0.586$ CASE 567RQ


Figure 1. Typical Application

ORDERING INFORMATION
See detailed ordering and shipping information on page 2 of this data sheet.

## Applications

- $3 \mathrm{G}, 4 \mathrm{G}, \mathrm{WiFi}^{\circledR}$, $\mathrm{WiMAX}^{\mathrm{TM}}$, and $\mathrm{WiBro}^{\text {TM }}$ Data Cards
- Tablets
- DSC, DVC
- Netbooks, Ultra-Mobile PCs

FAN53601, FAN53611

ORDERING INFORMATION

| Part Number | Output Voltage (Note 1) | Max. Output Current | Active Discharge (Note 2) | Max. $\mathrm{V}_{\mathrm{IN}}$ | Package | Temperature Range | Shipping ${ }^{\dagger}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FAN53601AUC10X | 1.000 V | 600 mA | Yes | 5.5 V | WLCSP6 (Pb-Free) | -40 to $+85^{\circ} \mathrm{C}$ | 3000 / Tape \& Reel |
| FAN53601AUC105X | 1.050 V | 600 mA | Yes |  |  |  |  |
| FAN53611AUC11X | 1.100 V | 1 A | Yes |  |  |  |  |
| FAN53611AUC115X | 1.150 V | 1 A | Yes |  |  |  |  |
| FAN53611AUC13X | 1.300 V | 1 A | Yes |  |  |  |  |
| FAN53611AUC135X | 1.350 V | 1 A | Yes |  |  |  |  |
| FAN53611UC123X | 1.233 V | 1 A | No |  |  |  |  |
| FAN53601UC182X | 1.820 V | 600 mA | No |  |  |  |  |
| FAN53611AUC205X | 2.050 V | 1 A | Yes |  |  |  |  |
| FAN53611AUC123X | 1.233 V | 1 A | Yes |  |  |  |  |
| FAN53611AUC12X | 1.200 V | 1 A | Yes |  |  |  |  |
| FAN53611AUC18X | 1.800 V | 1 A | Yes |  |  |  |  |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

1. Other voltage options available on request. Contact a onsemi representative.
2. All voltage and output current options are available with or without active discharge. Contact a onsemi representative.

## Pin Configurations



Figure 2. Bumps Facing Down


Figure 3. Bumps Facing Up

## PIN DEFINITIONS

| Pin No. | Name | Description |
| :---: | :---: | :--- |
| A1 | MODE | MODE. Logic 1 on this pin forces the IC to stay in PWM Mode. A logic 0 allows the IC to automatically switch to <br> PFM during light loads. The regulator also synchronizes its switching frequency to four times the frequency <br> provided on this pin. Do not leave this pin floating. |
| B2 | SW | Switching Node. Connect to output inductor. |
| C1 | FB | Feedback / Vout. Connect to output voltage. |
| C2 | GND | Ground. Power and IC ground. All signals are referenced to this pin. |
| B2 | EN | Enable. The device is in Shutdown Mode when voltage to this pin is $<0.4 \mathrm{~V}$ and enabled when $>1.2 \mathrm{~V}$. Do not leave <br> this pin floating. |
| A2 | VIN | Input Voltage. Connect to input power source. |

FAN53601, FAN53611

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage |  | -0.3 | 7.0 | V |
| $\mathrm{V}_{\text {SW }}$ | Voltage on SW Pin |  | -0.3 | $\mathrm{V}_{\mathrm{IN}}+0.3$ <br> (Note 3) | V |
| $\mathrm{V}_{\text {CTRL }}$ | EN and MODE Pin Voltage |  | -0.3 | $\begin{gathered} \hline \mathrm{V}_{\mathbb{N}}+0.3 \\ (\text { Note 3) } \end{gathered}$ | V |
|  | Other Pins |  | -0.3 | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}+0.3 \\ & (\text { Note 3) } \end{aligned}$ | V |
| ESD | Electrostatic Discharge Protection Level | Human Body Model per JESD22-A114 | 2.0 |  | kV |
|  |  | Charged Device Model per JESD22-C101 |  |  |  |
| $\mathrm{T}_{J}$ | Junction Temperature |  | -40 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Soldering Temperature, 10 Seconds |  | - | +260 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
3. Lesser of 7 V or $\mathrm{V}_{\text {IN }}+0.3 \mathrm{~V}$.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage Range | 2.3 | - | 5.5 | V |
| $\mathrm{I}_{\text {OUT }}$ | Output Current for FAN53601 | 0 | - | 600 | mA |
|  | Output Current for FAN53611 | 0 | - | 1 | A |
| L | Inductor | - | 470 | - | nH |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitor | - | 2.2 | - | $\mu \mathrm{F}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitor | 1.6 | 4.7 | 12.0 | $\mu \mathrm{~F}$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient Temperature | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Operating Junction Temperature | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

THERMAL CHARACTERISTICS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\theta_{\mathrm{JA}}$ | Junction-to-Ambient Thermal Resistance | 125 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

NOTE: Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2 s 2 p boards in accordance to JEDEC standard JESD51. Special attention must be paid to not exceed junction temperature $\mathrm{T}_{J(\max )}$ at a given ambient temperature $\mathrm{T}_{\mathrm{A}}$.

## ELECTRICAL CHARACTERISTICS

Minimum and maximum values are at $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{MODE}}=0 \mathrm{~V}$ (AUTO Mode), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; circuit of Figure 1 , unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}$.

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | No Load, Not Switching | - | 24 | 50 | $\mu \mathrm{A}$ |
|  |  | PWM Mode | - | 8 | - | mA |
| $\mathrm{I}_{(\text {SD) }}$ | Shutdown Supply Current | $\mathrm{EN}=\mathrm{GND}, \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ | - | 0.25 | 1.00 | $\mu \mathrm{A}$ |
| V UVLO | Under-Voltage Lockout Threshold | Rising $\mathrm{V}_{\text {IN }}$ | - | 2.15 | 2.27 | V |
| V UVHYST | Under-Voltage Lockout Hysteresis |  | - | 200 | - | mV |

LOGIC INPUTS: EN AND MODE PINS

| $\mathrm{V}_{\mathrm{IH}}$ | Enable HIGH-Level Input Voltage |  | 1.2 | - | - | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Enable LOW-Level Input Voltage |  | - | - | 0.4 | V |
| $\mathrm{~V}_{\text {LHYST }}$ | Logic Input Hysteresis Voltage |  | - | 100 | - | mV |
| $\mathrm{I}_{\mathrm{IN}}$ | Enable Input Leakage Current | Pin to $\mathrm{V}_{\mathrm{IN}}$ or GND | - | 0.01 | 1.00 | $\mu \mathrm{~A}$ |

SWITCHING AND SYNCHRONIZATION

| $\mathrm{f}_{\text {SW }}$ | Switching Frequency (Note 4) | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25 \mathrm{C}$, PWM Mode, <br> $\mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ | 5.4 | 6.0 | 6.6 | MHz |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SYNC }}$ | MODE Synchronization Range <br> (Note 4) | Square Wave at MODE Input | 1.3 | 1.5 | 1.7 | MHz |

## REGULATION

| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage Accuracy | 1.000 V | ILOAD $=0$ to 600 mA | 0.953 | 1.000 | 1.048 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | PWM Mode | 0.967 | 1.000 | 1.034 |  |
|  |  | 1.35 V | $\mathrm{I}_{\text {LOAD }}=0$ to 1 A | 1.298 | 1.350 | 1.402 |  |
|  |  |  | PWM Mode | 1.309 | 1.350 | 1.391 |  |
|  |  | 1.233 V | $\mathrm{I}_{\text {LOAD }}=0$ to 1 A | 1.185 | 1.233 | 1.281 |  |
|  |  |  | PWM Mode | 1.192 | 1.233 | 1.274 |  |
|  |  | 1.820 V | $\mathrm{I}_{\text {LOAD }}=0$ to 600 mA | 1.755 | 1.820 | 1.885 |  |
|  |  |  | PWM Mode | 1.781 | 1.820 | 1.859 |  |
|  |  | 1.100 V | $\mathrm{I}_{\text {LOAD }}=0$ to 1 A | 1.054 | 1.100 | 1.147 |  |
|  |  |  | PWM Mode | 1.061 | 1.100 | 1.140 |  |
|  |  | 1.300 V | $\mathrm{I}_{\text {LOAD }}=0$ to 1 A | 1.250 | 1.300 | 1.350 |  |
|  |  |  | PWM Mode | 1.259 | 1.300 | 1.341 |  |
|  |  | 1.150 V | $\mathrm{I}_{\text {LOAD }}=0$ to 1 A | 1.104 | 1.150 | 1.196 |  |
|  |  |  | PWM Mode | 1.110 | 1.150 | 1.190 |  |
|  |  | 1.050 V | $\mathrm{I}_{\text {LOAD }}=0$ to 600 mA | 1.003 | 1.050 | 1.097 |  |
|  |  |  | PWM Mode | 1.016 | 1.050 | 1.084 |  |
|  |  | 2.050 V | $\mathrm{I}_{\text {LOAD }}=0$ to $1 \mathrm{~A}, \mathrm{~V}_{\text {IN }}=2.7$ to 5.5 V | 1.973 | 2.050 | 2.127 |  |
|  |  |  | PWM Mode, $\mathrm{V}_{\text {IN }}=2.7$ to 5.5 V | 2.004 | 2.050 | 2.096 |  |
|  |  | 1.200 V | $\mathrm{I}_{\text {LOAD }}=0$ to 1 A | 1.152 | 1.200 | 1.248 |  |
|  |  |  | PWM Mode | 1.160 | 1.200 | 1.240 |  |
|  |  | 1.800 V | $\mathrm{I}_{\text {LOAD }}=0$ to 1 A | 1.732 | 1.800 | 1.868 |  |
|  |  |  | PWM Mode | 1.756 | 1.800 | 1.844 |  |
| $\mathrm{t}_{\text {SS }}$ | Soft-Start |  | $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}$, from EN Rising Edge | - | 180 | 300 | $\mu \mathrm{s}$ |

## FAN53601, FAN53611

ELECTRICAL CHARACTERISTICS (continued)
Minimum and maximum values are at $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\text {MODE }}=0 \mathrm{~V}$ (AUTO Mode), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; circuit of Figure 1 , unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}$. (continued)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## OUTPUT DRIVER

| $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | PMOS On Resistance | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GS}}=3.6 \mathrm{~V}$ | - | 175 | - | $\mathrm{m} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | NMOS On Resistance | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{GS}}=3.6 \mathrm{~V}$ | - | 165 | - |  |
| ILIM(OL) | PMOS Peak Current Limit | Open-Loop for FAN53601, $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 900 | 1100 | 1250 | mA |
|  |  | Open-Loop for FAN53611, $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1500 | 1750 | 2000 |  |
| $\mathrm{R}_{\text {DIS }}$ | Output Discharge Resistance | EN = GND | - | 230 | - | $\Omega$ |
| $\mathrm{T}_{\text {TSD }}$ | Thermal Shutdown |  | - | 150 | - | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {HYS }}$ | Thermal Shutdown Hysteresis |  |  | 15 | - | ${ }^{\circ} \mathrm{C}$ |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. Limited by the effect of toff minimum (see Operation Description section).
5. The Electrical Characteristics table reflects open-loop data. Refer to the Operation Description and Typical Characteristics Sections for closed-loop data.

## TYPICAL CHARACTERISTICS

Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{MODE}}=0 \mathrm{~V}$ (AUTO Mode), $\mathrm{V}_{\mathrm{OUT}}=1.82 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 4. Efficiency vs. Load Current and Input Voltage, Auto Mode, Dotted for Decreasing Load


Figure 6. Efficiency vs. Load Current and Input Voltage, V Dotted for Decreasing Load


Figure 8. Output Regulation vs. Load Current, $\mathrm{V}_{\text {OUT }}=1.00 \mathrm{~V}$, Dotted for Auto Mode


Figure 5. Efficiency vs. Load Current and Temperature, Auto Mode, Dotted for FPWM


Figure 7. Efficiency vs. Load Current and Temperature, $\mathrm{V}_{\text {OUT }}=1.23 \mathrm{~V}$, Auto Mode, Dotted for FPWM


Figure 9. Efficiency vs. Load Current, $V_{\text {OUT }}=1.00 \mathrm{~V}$, Dotted for Decreasing Load

TYPICAL CHARACTERISTICS (continued)
Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{MODE}=0 \mathrm{~V}$ (AUTO Mode), $\mathrm{V}_{\mathrm{OUT}}=1.82 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 10. $\Delta \mathrm{V}_{\text {Out }}$ (\%) vs. Load Current and Input Voltage, Normalized to $3.6 \mathrm{~V}_{\mathrm{IN}}, 500 \mathrm{~mA}$ Load, FPWM, Dotted for Auto Mode


Figure 12. PFM / PWM Boundary vs. Input Voltage


Figure 14. Quiescent Current vs. Input Voltage and Temperature, Auto Mode; EN = $\mathrm{V}_{\mathrm{IN}}$ Solid, Dotted for EN $=1.8 \mathrm{~V}\left(-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+85^{\circ} \mathrm{C}\right)$


Figure 11. $\Delta \mathrm{V}_{\text {OUT }}$ (\%) vs. Load Current and Input Voltage, $\mathrm{V}_{\text {OUT }}=1.23 \mathrm{~V}$, Normalized to $3.6 \mathrm{~V}_{\mathrm{IN}}$, 500 mA Load, FPWM, Dotted for Auto Mode


Figure 13. PFM / PWM Boundary vs. Input Voltage, $\mathrm{V}_{\text {OUT }}=1.23 \mathrm{~V}$


Figure 15. Quiescent Current vs. Input Voltage and Temperature, Mode $=E N=V_{\text {IN }}$ (FPWM)

TYPICAL CHARACTERISTICS (continued)
Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{MODE}=0 \mathrm{~V}$ (AUTO Mode), $\mathrm{V}_{\mathrm{OUT}}=1.82 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 16. Output Ripple vs. Load Current and Input Voltage, FPWM, Dotted for Auto Mode


Figure 18. Load Transient, 10-200-10 mA, 100 ns Edge


Figure 20. Line Transient, 3.3-3.9-3.3 $\mathrm{V}_{\mathrm{IN}}$, $10 \mu \mathrm{~s}$ Edge, 36 mA Load


Figure 17. Frequency vs. Load Current and Input Voltage, Auto Mode, Dotted for FPWM


Figure 19. Load Transient, 200-800-200 mA, 100 ns Edge


Figure 21. Line Transient, 3.3-3.9-3.3 $\mathrm{V}_{\mathrm{IN}}$, $10 \mu \mathrm{~s}$ Edge, 600 mA Load

TYPICAL CHARACTERISTICS (continued)
Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{MODE}=0 \mathrm{~V}$ (AUTO Mode), $\mathrm{V}_{\mathrm{OUT}}=1.82 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 22. Combined Line / Load Transient, 3.9-3.3 $\mathrm{V}_{\mathrm{IN}}$, $10 \mu \mathrm{~s}$ Edge, 36-400 mA Load, 100 ns Edge


Figure 24. Startup, $50 \Omega$ Load


Figure 26. Shutdown, 10 k $\Omega$ Load, No Output Discharge


Figure 23. Combined Line / Load Transient, 3.3-3.9 $\mathrm{V}_{\mathrm{IN}}$, $10 \mu \mathrm{~s}$ Edge, 400-36 mA Load, 100 ns Edge


Figure 25. Startup, $3 \boldsymbol{\Omega}$ Load


Figure 27. Shutdown, No Load, Output Discharge Enabled

TYPICAL CHARACTERISTICS (continued)
Unless otherwise noted, $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{EN}}=3.6 \mathrm{~V}, \mathrm{MODE}=0 \mathrm{~V}$ (AUTO Mode), $\mathrm{V}_{\mathrm{OUT}}=1.82 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 28. Over-Current, Load Increasing Past Current Limit, FAN53601


Figure 30. Over-Current, Load Increasing Past Current Limit, FAN53611


Figure 32. PSRR, $50 \Omega$ and $\mathbf{3 \Omega}$ Load


Figure 29. $250 \mathrm{~m} \Omega$ Fault, Rapid Fault, Hiccup, FAN53601


Figure 31. $250 \mathrm{~m} \Omega$ Fault, Rapid Fault, Hiccup, FAN53611


Figure 33. PSRR, $50 \Omega$ and $\mathbf{3 \Omega}$ Load, $\mathrm{V}_{\text {OUT }}=1.23 \mathrm{~V}$

## OPERATION DESCRIPTION

The FAN53601/11 is a 6 MHz , step-down switching voltage regulator available in 600 mA or 1 A options that delivers a fixed output from an input voltage supply of 2.3 V to 5.5 V . Using a proprietary architecture with synchronous rectification, the FAN53601/11 is capable of delivering a peak efficiency of $92 \%$, while maintaining efficiency over $80 \%$ at load currents as low as 1 mA .

The regulator operates at a nominal fixed frequency of 6 MHz , which reduces the value of the external components to as low as 470 nH for the output inductor and $4.7 \mu \mathrm{~F}$ for the output capacitor. In addition, the PWM modulator can be synchronized to an external frequency source.

## Control Scheme

The FAN53601/11 uses a proprietary, non-linear, fixed-frequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing for the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light loads, the FAN53601/11 operates in Discontinuous Current Mode (DCM) single-pulse PFM Mode, which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is seamless, allowing for a smooth transition between DCM and CCM.

Combined with exceptional transient response characteristics, the very low quiescent current of the controller maintains high efficiency; even at very light loads; while preserving fast transient response for applications requiring tight output regulation.

## Enable and Soft-Start

When EN is LOW, all circuits are off and the IC draws $\sim 250 \mathrm{nA}$ of current. When EN is HIGH and $\mathrm{V}_{\text {IN }}$ is above its UVLO threshold, the regulator begins a soft-start cycle. The output ramp during soft-start is a fixed slew rate of $50 \mathrm{mV} / \mu \mathrm{s}$ from Vout $=0$ to 1 V , then $12.5 \mathrm{mV} / \mu \mathrm{s}$ until the output reaches its setpoint. Regardless of the state of the MODE pin, PFM Mode is enabled to prevent current from being discharged from Cout if soft-start begins when Cout is charged.

In addition, all voltage options can be ordered with a feature that actively discharges FB to ground through a $230 \Omega$ path when EN is LOW. Raising EN above its threshold voltage activates the part and starts the soft-start cycle. During soft-start, the internal reference is ramped using an exponential RC shape to prevent overshoot of the output voltage. Current limiting minimizes inrush during soft-start.

The current-limit fault response protects the IC in the event of an over-current condition present during soft-start. As a result, the IC may fail to start if heavy load is applied during startup and/or if excessive Cout is used.

The current required to charge Cout during soft-start commonly referred to as "displacement current" is given as:

$$
\begin{equation*}
I_{\text {DISP }}=C_{\text {OUT }} \cdot \frac{d V}{d t} \tag{eq.1}
\end{equation*}
$$

where $\frac{d V}{d t}$ refers to the soft-start slew rate.
To prevent shut down during soft-start, the following condition must be met:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{DISP}}+\mathrm{I}_{\text {LOAD }}<\mathrm{I}_{\text {MAX(DC) }} \tag{eq.2}
\end{equation*}
$$

where $\mathrm{I}_{\mathrm{MAX}(\mathrm{DC})}$ is the maximum load current the IC is guaranteed to support.

## Startup into Large Cout

Multiple soft-start cycles are required for no-load startup if COUT is greater than $15 \mu \mathrm{~F}$. Large CoUT requires light initial load to ensure the FA N53601/11 starts appropriately. The IC shuts down for 1.3 ms w hen $\mathrm{I}_{\text {DISP }}$ exceeds $\mathrm{I}_{\text {LIMIT }}$ for more than $200 \mu$ s of current limit. The IC then begins a new soft-start cycle. Since Cout retains its charge w hen the IC is off, the IC reaches regulation after multiple soft-start attempts.

## MODE Pin

Logic 1 on this pin forces the IC to stay in PWM Mode. A logic 0 allow s the IC to automatically sw itch to PFM during light loads. If the MODE pin is toggled $w$ ith a frequency between 1.3 MHz and 1.7 MHz , the converter synchronizes its sw itching frequency to four times the frequency on the MODE pin.
The MODE pin is internally buffered w ith a Schmitt trigger, which allows the MODE pin to be driven $w$ ith slow rise and fall times. An asymmetric duty cycle for frequency synchronization is also permitted as long as the minimum time below $\mathrm{V}_{\mathrm{IL}(\mathrm{MAX})}$ or above $\mathrm{V}_{\mathrm{IH}(\mathrm{MAX})}$ is 100 ns .

## Current Limit, Fault Shutdown, and Restart

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side sw itch. Upon reaching this point, the high-side sw itch turns off, preventing high currents from causing damage. The regulator continues to limit the current cycle-by-cycle. After 16 cycles of current limit, the regulator triggers an over-current fault, causing the regulator to shut dow n for about 1.3 ms before attempting a restart.

If the fault is caused by short circuit, the soft-start circuit attempts to restart and produces an over-current fault after about $200 \mu \mathrm{~s}$, which results in a duty cycle of less than $15 \%$, limiting pow er dissipation.

The closed-loop peak-current limit is not the same as the open-loop tested current limit, $\mathrm{I}_{\mathrm{LIM}(\mathrm{OL})}$, in the Electrical Characteristics table. This is primarily due to the effect of propagation delays of the IC current limit comparator.

## Under-Voltage Lockout (UVLO)

When EN is HIGH, the under-voltage lockout keeps the part from operating until the input supply voltage rises high enough to properly operate. This ensures no misbehavior of the regulator during startup or shutdown.

## Thermal Shutdown (TSD)

When the die temperature increases, due to a high load condition and/or a high ambient temperature; the output switching is disabled until the die temperature falls sufficiently. The junction temperature at which the thermal shutdown activates is nominally $150^{\circ} \mathrm{C}$ with a $15^{\circ} \mathrm{C}$ hysteresis.

## Minimum Off-Time Effect on Switching Frequency

$t_{\mathrm{OFF}}^{\mathrm{MIN})}$ is 40 ns . This imposes constraints on the maximum $\frac{V_{\text {OUT }}}{V_{I N}}$ that the FAN53601/11 can provide or the maximum output voltage it can provide at low $\mathrm{V}_{\text {IN }}$ while maintaining a fixed switching frequency in PWM Mode. When $\mathrm{V}_{\text {IN }}$ is LOW, fixed switching is maintained as long as:
$\frac{V_{O U T}}{V_{I N}} \leq-t_{\text {OFF(MIN) }} \cdot f_{S W} \approx 0.7$.
The switching frequency drops when the regulator cannot provide sufficient duty cycle at 6 MHz to maintain regulation. This occurs when $\mathrm{V}_{\text {OUT }}$ is 1.82 V and $\mathrm{V}_{\text {IN }}$ is below 2.7 V at high load currents (see Figure 34).


Figure 34. Frequency vs. Load Current to Demonstrate $\mathrm{t}_{\text {OFFMIN }}$ Effect, $\mathrm{V}_{\mathrm{IN}}=2.3 \mathrm{~V}$ and 2.7 V , $\mathrm{V}_{\text {OUt }}=1.82 \mathrm{~V}$, Auto Mode, FPWM Dotted

The calculation for switching frequency is given by:

$$
\begin{equation*}
\mathrm{f}_{\mathrm{SW}}=\min \left(\frac{1}{\mathrm{t}_{\mathrm{SW}(\mathrm{MAX})}}, 6 \mathrm{MHz}\right) \tag{eq.3}
\end{equation*}
$$

where:

$$
\begin{equation*}
\mathrm{t}_{\mathrm{SW}(\mathrm{MAX})}=40 \mathrm{~ns} \cdot\left(1+\frac{\mathrm{V}_{\mathrm{OUT}}+\mathrm{I}_{\mathrm{OUT}} \cdot \mathrm{R}_{\mathrm{OFF}}}{\mathrm{~V}_{\mathrm{IN}}-\mathrm{I}_{\mathrm{OUT}} \cdot \mathrm{R}_{\mathrm{ON}}-\mathrm{V}_{\mathrm{OUT}}}\right) \tag{eq.4}
\end{equation*}
$$

where:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{OFF}}=\mathrm{R}_{\mathrm{DSON}_{-} \mathrm{N}}+\mathrm{DCR}_{\mathrm{L}} \\
& \mathrm{R}_{\mathrm{ON}}=\mathrm{R}_{\mathrm{DSON}_{-} \mathrm{P}}+\mathrm{DCR}_{\mathrm{L}}
\end{aligned}
$$

## APPLICATIONS INFORMATION

## Selecting the Inductor

The output inductor must meet both the required inductance and the energy-handling capability of the application. The inductor value affects average current limit, the PWM-to-PFM transition point, output voltage ripple, and efficiency.

The ripple current $(\Delta I)$ of the regulator is:

$$
\begin{equation*}
\Delta \mathrm{I} \approx \frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}} \cdot\left(\frac{\mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L} \cdot \mathrm{f}_{\mathrm{SW}}}\right) \tag{eq.5}
\end{equation*}
$$

The maximum average load current, $\mathrm{I}_{\mathrm{MAX}(\mathrm{LOAD}) \text {, is }}$ related to the peak current limit, $\mathrm{I}_{\mathrm{LIM}(\mathrm{PK})}$, by the ripple current, given by:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{MAX}(\mathrm{LOAD})}=\mathrm{I}_{\mathrm{LIM}(\mathrm{PK})}-\frac{\Delta \mathrm{I}}{2} \tag{eq.6}
\end{equation*}
$$

The transition between PFM and PWM operation is determined by the point at which the inductor valley current crosses zero. The regulator DC current when the inductor current crosses zero, $\mathrm{I}_{\mathrm{DCM}}$, is:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{DCM}}=\frac{\Delta \mathrm{I}}{2} \tag{eq.7}
\end{equation*}
$$

The FAN53601/11 is optimized for operation with $\mathrm{L}=470 \mathrm{nH}$, but is stable with inductances up to $1 \mu \mathrm{H}$ (nominal). The inductor should be rated to maintain at least $80 \%$ of its value at $\mathrm{I}_{\text {LIM(PK) }}$.

Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR ; but because $\Delta \mathrm{I}$ increases, the RMS current increases, as do the core and skin effect losses.

$$
\mathrm{I}_{\mathrm{RMS}}=\sqrt{\mathrm{I}_{\mathrm{OUT}(\mathrm{DC})^{2}+\frac{\Delta \mathrm{I}^{2}}{12}} \text {. }}
$$

(eq. 8)

The increased RMS current produces higher losses through the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the IC MOSFETs, as well as the inductor DCR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current and higher DCR.

Table 1 shows the effects of inductance higher or lower than the recommended $1 \mu \mathrm{H}$ on regulator performance.

## Output Capacitor

Table 2 suggests 0402 capacitors. 0603 capacitors may further improve performance in that the effective capacitance is higher. This improves transient response and output ripple.

Increasing COUT has no effect on loop stability and can therefore be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple, $\Delta \mathrm{V}_{\text {OUT }}$, is:

$$
\begin{equation*}
\Delta \mathrm{V}_{\mathrm{OUT}}=\Delta \mathrm{I}_{\mathrm{L}}\left[\frac{\mathrm{f}_{\mathrm{SW}} \cdot \mathrm{C}_{\mathrm{OUT}} \cdot \mathrm{ESR}^{2}}{2 \cdot \mathrm{D} \cdot(1-\mathrm{D})}+\frac{1}{8 \cdot \mathrm{f}_{\mathrm{SW}} \cdot \mathrm{C}_{\mathrm{OUT}}}\right] \tag{eq.9}
\end{equation*}
$$

## Input Capacitor

The $2.2 \mu \mathrm{~F}$ ceramic input capacitor should be placed as close as possible between the VIN pin and GND to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between $\mathrm{C}_{\text {IN }}$ and the power source lead to reduce the ringing that can occur between the inductance of the power source leads and $\mathrm{C}_{\mathrm{IN}}$.

The effective capacitance value decreases as $\mathrm{VI}_{\mathrm{N}}$ increases due to DC bias effects.

Table 1. EFFECTS OF CHANGES IN INDUCTOR VALUE (FROM 470 nH RECOMMENDED VALUE) ON REGULATOR PERFORMANCE

| Inductor Value | $\mathbf{I}_{\text {MAX(LOAD) }}$ | $\Delta \mathbf{V}_{\text {OUT }}$ | Transient Response |
| :---: | :---: | :---: | :---: |
| Increase | Increase | Decrease | Degraded |
| Decrease | Decrease | Increase | Improved |

Table 2. RECOMMENDED PASSIVE COMPONENTS AND THEIR VARIATION DUE TO DC BIAS

| Component | Description | Vendor | Min | Typ | Max |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L 1 | 470 nH, <br> $2012,90 \mathrm{~m} \Omega$, <br> 1.1 A | Murata LQM21PNR47MC0 <br> Murata LQM21PNR54MG0 <br> Hitachi Metals HLSI 201210R47 | 300 nH | 470 nH | 520 nH |
| $\mathrm{C}_{\text {IN }}$ | $2.2 \mu \mathrm{~F}, 6.3 \mathrm{~V}$, <br> X5R, 0402 | Murata or Equivalent GRM155R60J225ME15 <br> GRM188R60J225KE19D | $1.0 \mu \mathrm{~F}$ | $2.2 \mu \mathrm{~F}$ | - |
| $\mathrm{C}_{\text {OUT }}$ | $4.7 \mu \mathrm{~F}, \mathrm{X} 5 \mathrm{R}$, <br> 0402 | Murata or Equivalent GRM155R60G475M <br> GRM155R60E475ME760 | $1.6 \mu \mathrm{~F}$ | $4.7 \mu \mathrm{~F}$ | - |

## PCB Layout Guidelines

There are only three external components: the inductor and the input and output capacitors. For any buck switcher IC, including the FAN53601/11, it is important to place a low-ESR input capacitor very close to the IC, as shown in Figure 35. The input capacitor ensures good input decoupling, which helps reduce noise appearing at the output terminals and ensures that the control sections of the

IC do not behave erratically due to excessive noise. This reduces switching cycle jitter and ensures good overall performance. It is important to place the common GND of $\mathrm{C}_{\text {IN }}$ and Cout as close as possible to the C 2 terminal. There is some flexibility in moving the inductor further away from the IC; in that case, $\mathrm{V}_{\text {OUT }}$ should be considered at the COUT terminal.


Figure 35. PCB Layout Guidance

The following information applies to the WLCSP package dimensions on the next page:

PRODUCT-SPECIFIC DIMENSIONS

| $\mathbf{D}$ | $\mathbf{E}$ | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| $1.160 \pm 0.030$ | $0.860 \pm 0.030$ | 0.230 | 0.180 |

[^0]
# WLCSP6 1.16x0.86x0.586 <br> CASE 567QE <br> ISSUE O 

DATE 31 OCT 2016


NOTES:
A. NO JEDEC REGISTRATION APPLIES.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS AND TOLERANCES PER ASMEY14.5M, 2009.
D. DATUM C, THE SEATING PLANE IS DEFINED bY THE SPHERICAL CROWNS OF THE BALLS.
E. PACKAGE TYPICAL HEIGHT IS 586 MICRONS $\pm 39$ MICRONS (547-625 MICRONS).
F. FOR DIMENSIONS D, E, X, AND Y, SEE PRODUCT DATASHEET.

| DOCUMENT NUMBER: | 98AON13324G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | WLCSP6 1.16x0.86x0.586 | PAGE 1 OF 1 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the disclaims any and
rights of others.

## WLCSP6 1.16x0.86x0.586

CASE 567RQ
ISSUE A
DATE 12 JAN 2018


| DOCUMENT NUMBER: | 98AON16583G | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY' in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | WLCSP6 1.16x0.86x0.586 | PAGE 1 OF 1 |

ON Semiconductor and (ON) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com


[^0]:    $\mathrm{Wi}-\mathrm{Fi}$ and the Wi-Fi logo are registered trademarks of the Wi-Fi WIBRO is a trademark and brand of Telecommunications Technology Association. WIMAX is a trademark of WiMAX Forum.
    All brand names and product names appearing in this document are registered trademarks or trademarks of their respective holders.

