

Low Voltage 7 MHz Rail-to-Rail Operational Amplifiers


The HT8517 brings precision and bandwidth to the SOT-23-5package even at single supply voltages as low as 1.8 V. The small package makes it possible to place the HT8517 next to sensors, reducing external noise pickup. The HT8527 dual amplifier is offered in the space-saving MSOP package. The HT8517 and HT8527 are rail-to-rail input and output bipolar amplifiers with a gain bandwidth of 7 MHz and typical

voltage offset of 1.3 mV from a 1.8 V supply. The low supply current makes these parts ideal for battery-powered applications. The 8 V/µs slew rate makes the HT8517/HT8527 a good match for driving ASIC inputs, such as voice codecs.


FEATURES

Single Supply Operation: 1.8 V to 6 V Space-Saving SOT-23, µSOIC Packaging Wide Bandwidth: 7 MHz @ 5 V Low Offset Voltage: 3.5 mV Max Rail-to-Rail Output Swing and Rail-to-Rail Input 8 V/µs Slew Rate Only 900 µA Supply Current @ 5 V

APPLICATIONS Portable Communications Portable Phones Sensor Interface Active Filters PCMCIA Cards ASIC Input Drivers Wearable Computers Battery-Powered Devices New Generation Phones Personal Digital Assistants



PIN CONFIGURATIONS





ELECTRICAL CHARACTERISTICS ($v_s = 5.0 \text{ V}, v_- = 0 \text{ V}, v_{CM} = 2.5 \text{ V}, T_A = 25_{\circ} \text{ C unless otherwise noted}$)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS Offset Voltage						
HT8517ART (SOT-23-5)	Vos			1.3	3.5	mV
100527	V	$-40^{\circ}C \le T_A \le +125^{\circ}C$		10	5	mV
HT8527	V _{os}	$-40^{\circ}C \le T_A \le +125^{\circ}C$		1.3	3.5 5	mV mV
Input Bias Current	IB				450	nA
Learnet Offeret Comment	T	$-40^{\circ}C\ \leq T_{A} \leq \pm125^{\circ}C$			900 ± 225	nA
Input Offset Current	I _{os}	$-40^{\circ}C \le T_A \le +125^{\circ}C$			± 225 ± 750	nA nA
Input Voltage Range	V _{CM}		0		5	V
Common-Mode Rejection Ratio	CMRR	$0 V \le V_{CM} \le 5.0 V$, -40°C $\le T_A \le +125$ °C	60	70		dB
Large Signal Voltage Gain	Avo	$R_L = 2 k\Omega, 0.5 V < V_{OUT} < 4.5 V$	00	20		иБ V/mV
	10	$R_{L} = 10 \text{ k}\Omega, 0.5 \text{ V} < V_{OUT} < 4.5 \text{ V}$	50	100		√́/mV
Offect Veltere Drift	$\Delta V_{OS} / \Delta T$	$R_L = 10 \text{ k}\Omega, -40^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$	30	2		V/mV µV/°C
Offset Voltage Drift Bias Current Drift	$\Delta V_{OS}/\Delta I$ $\Delta I_B/\Delta T$			2 500		μν/°C pA/°C
OUTPUT CHARACTERISTICS	51					. /
Output Voltage Swing High	V _{OH}	I _L = 250 μA,				
		$-40^{\circ}C \le T_A \le +125^{\circ}C$ I _L = 5 mA	4.965 4.70			V V
Output Voltage Swing Low	V _{OL}	$I_{\rm L} = 250 \ \mu A$,	4.70			v
		$-40^{\circ}C \le T_A \le +125^{\circ}C$ $I_L = 5 \text{ mA}$			35	mV
Short Circuit Current	I _{SC}	Short to Ground, Instantaneous		± 10	200	mV mA
POWER SUPPLY	130			- 10		
Power Supply Rejection Ratio	PSRR	$V_{\rm S} = 2.2 \text{ V to } 6 \text{ V}$		90		dB
	T	$-40^{\circ}C \le T_A \le +125^{\circ}C$		65	1 200	dB
Supply Current/Amplifier	I _{SY}	$\begin{array}{l} V_{OUT} = 2.5 \text{ V} \\ -40^{\circ}\text{C} \leq T_{\text{A}} \leq +125^{\circ}\text{C} \end{array}$		900	1,200 1,400	μΑ μΑ
DYNAMIC PERFORMANCE						
Slew Rate	SR	$1~V < V_{OUT} < 4~V$, R_{L} = $10~k\Omega$		8		$V/\mu s$
Gain Bandwidth Product Settling Time	GBP	4 V Step, 0.1%		7 400		MHz ns
Phase Margin	$T_S \\ \phi_m$	4 V Step, 0.1%		400 50		Degrees
NOISE PERFORMANCE						-
Voltage Noise	$e_n p - p$	0.1 Hz to 10 Hz		0.5		μV p-p
Voltage Noise Density Current Noise Density	e _n	f = 1 kHz f = 1 kHz		15 1.2		nV/√ <i>Hz</i> pA/√ <i>Hz</i>
Guirent Noise Delisity	in	1 - 1 KIIZ		1.4		pr/ mz

Specifications subject to change without notice.



ELECTRICAL CHARACTERISTICS ($V_S = 2.2 V$, $V_- = 0 V$, $V_{CM} = 1.1 V$, $T_A = 25$. C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage						
AD8517ART (SOT-23-5)	Vos			1.3	3.5	mV
		$-40^{\circ}C \le T_A \le +125^{\circ}C$			5	mV
AD8527	Vos			1.3	3.5	mV
		$-40^\circ\text{C} \le T_\text{A} \le +125^\circ\text{C}$			5	mV
Input Bias Current	IB				450	nA
Input Offset Current	I _{os}				± 225	nA
Input Voltage Range	V _{CM}		0		2.2	V
Common-Mode Rejection Ratio	CMRR	$0 V \le V_{CM} \le 2.2 V,$				
		$-40^{\circ}C \leq T_A \leq +125^{\circ}C$	55	70		dB
Large Signal Voltage Gain	A_{VO}	$R_L = 2 k\Omega, 0.5 V < V_{OUT} < 1.7 V$		20		V/mV
		$R_L = 10 \text{ k}\Omega$	20	50		V/mV
OUTPUT CHARACTERISTICS						
Output Voltage Swing High	V _{OH}	$I_L = 250 \ \mu A$	2.165			V
		$I_{L} = 2.5 \text{ mA}$	1.9			V
Output Voltage Swing Low	V _{OL}	$I_{L} = 250 \ \mu A$			35	mV
		$I_L = 2.5 \text{ mA}$			200	mV
POWER SUPPLY						
Supply Current/Amplifier	I _{SY}	$V_{OUT} = 1.1 V$		750	1,100	μA
supply surrout/implifier	-31	$-40^{\circ}C \le T_{A} \le +125^{\circ}C$			1,300	μA
		10 0 1 1 1 1 2 0			_,	P** *
DYNAMIC PERFORMANCE	CD	P 101-0		0		M
Slew Rate	SR	$R_L = 10 k\Omega$		8 7		V/μs MHz
Gain Bandwidth Product	GBP			/ 50		
Phase Margin	φ _m			50		Degrees
NOISE PERFORMANCE						
Voltage Noise Density	en	f = 1 kHz		15		nV/√Hz
Current Noise Density	in	f = 1 kHz		1.2		pA/√Hz

Specifications subject to change without notice.



Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage						
HT8517ART (SOT-23-5)	Vos			1.3	3.5	mV
	05	$0^{\circ}C \leq T_{A} \leq 125^{\circ}C$			5	mV
HT8527	Vos			1.3	3.5	mV
		$0^{\circ}C \leq T_A \leq 125^{\circ}C$			5	mV
Input Bias Current	IB				450	nA
Input Offset Current	I _{os}				± 225	nA
Input Voltage Range	V _{CM}		0		1.8	V
Common-Mode Rejection Ratio	CMRR	$0 V \le V_{CM} \le 1.8 V$,				-
,	_	$0^{\circ}C \leq T_{A} \leq 125^{\circ}C$	50	70		dB
Large Signal Voltage Gain	Avo	$R_L = 2 k\Omega, 0.5 V < V_{OUT} < 1.3 V$		20		V/mV
		$R_{\rm L} = 10 \ \rm k\Omega$	20	50		V/mV
			-			.,
OUTPUT CHARACTERISTICS		x 050 A				
Output Voltage Swing High	V _{OH}	$I_L = 250 \ \mu A$	1.765			V
	17	$I_L = 2.5 \text{ mA}$	1.5		0.7	V
Output Voltage Swing Low	V _{OL}	$I_L = 250 \ \mu A$			35	mV
		$I_L = 2.5 \text{ mA}$			200	mV
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{\rm S} = 1.7$ V to 2.2 V,				
		$0^{\circ}C \le T_A \le 125^{\circ}C$	50	65		dB
Supply Current/Amplifier	I _{SY}	$V_{OUT} = 0.9 V$		650	1,100	μA
rr y r		$0^{\circ}C \leq T_{A} \leq 125^{\circ}C$			1,300	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_{\rm L} = 10 \ \rm k\Omega$		7		V/us
Gain Bandwidth Product	GBP	NL - 10 N22		7		MHz
Phase Margin				, 50		Degree
	φ _m			50		Degree
NOISE PERFORMANCE						
Voltage Noise Density	en	f = 1 kHz		15		nV/\sqrt{H}
Current Noise Density	in	f = 1 kHz		1.2		pA/√H

$\label{eq:Electrical characteristics} (v_{\text{s}} = 1.8 \text{ V}, \text{V} - = 0 \text{ V}, \text{V}_{\text{CM}} = 0.9 \text{ V}, \text{T}_{\text{A}} = 25 \text{ . C unless otherwise noted})$

Specifications subject to change without notice.



ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage 6 V
Input Voltage ² GND to V _S
Differential Input Voltage
Internal Power Dissipation
SOT-23 (RT) See Thermal Resistance Chart
SOIC (R) See Thermal Resistance Chart
µSOIC (RM) See Thermal Resistance Chart
Output Short-Circuit Duration
Indefinite for $T_A < +40^{\circ}C$
Storage Temperature Range
R, RM and RT Packages65°C to +150°C
Operating Temperature Range
HT8517, HT852740°C to +125°C
Junction Temperature Range
R, RM and RT Packages65°C to +150°C
R, RM and R11 ackages05 C to +150 C

NOTES

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $^2{\rm For}$ supply voltages less than 6 V the input voltage is limited to less than or equal to the supply voltage.

Package Type	° JA ¹	∘ JC	Unit
5-LeHT SOT-23 (RT)	230	146	°C/W
8-LeHT SOIC (R)	158	43	°C/W
8-LeHT μSOIC (RM)	210	45	°C/W

NOTE

 θ_{JA} is specified for worst-case conditions, i.e., θ_{JA} is specified for device soldered in circuit board for SOT-23 and SOIC packages.

CAUTION

300°C

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V reHTily accumulate on the human body and test equipment and can discharge without detection. Although the HT8517/HT8527 features proprietary ESD protection circuitry, permanent dam- age may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degrHTation or loss of functionality.






Figure 1. Input Offset Voltage Distribution




Figure 2. Supply Current per Amplifier vs. Supply Voltage






Figure 3. Supply Current per Amplifier vs. Temperature




Figure 4. Input Bias Current vs. Common-Mode Voltage




Figure 5. Output Voltage to Supply Rail vs. LoHT Current




Figure 6. Open-Loop Gain vs. Frequency




Figure 7. Closed-Loop Gain vs. Frequency







Figure 8. CMRR vs. Frequency












Figure 11. Output Swing vs. Frequency




Figure 12. Output Impedance vs. Frequency




Figure 13. Voltage Noise Density vs. Frequency




Figure 14. Current Noise Density vs. Frequency







Figure 15. 0.1 Hz to 10 Hz Noise






Figure 17. Small Signal Transient Response




Figure 18. Large Signal Transient Response

THEORY OF OPERATION

The HT85x7 is a rail-to-rail operational amplifier that can operate at supply voltages as low as 1.8 V. This family is fabricated using Analog Devices' high-speed complementary bipolar process, also called XFCB. The process trench isolates each transistor to minimize parasitic capacitance thereby allowing high-speed performance. Figure 19 shows a simplified schematic of the HT85x7 family.

The input stage consists of two parallel complementary differential pair: one NPN pair (Q1 and Q2) and one PNP pair (Q3 and Q4). The voltage drops across R7. R8, R9, and R10 are kept low for rail-to-rail operation. The major gain stage of the op amp is a double-folded cascode consisting of transistors Q5, Q6, Q8, and Q9. The output stage, which also operates rail-to-rail, is driven by Q14. The transistors Q13 and Q10 act as level-shifters to give more heHTroom during 1.8 V operation.

As the voltage at the base of Q13 increases, Q18 starts to sink current. When the voltage at the base of Q13 decreases, I8 flows through D16 and Q15 increasing the VBE of Q17, then Q20 sources current.

The output stage also furnishes gain, which depends on the loHT resistance, since the output transistors are in common emitter

configuration. The output swing when sinking or sourcing 250 µA is 35 mV from each rail.

The input bias current characteristics depend on the commonmode voltage, see Figure 4. As the input voltage reaches about 1 V below V_{CC}, the PNP pair (Q3 and Q4) turns off.

The 1 k Ω input resistor R1 and R2, together with the diodes D7 and D8, protect the input pairs against avalanche damage.

The HT85x7 family exhibits no phase reversal as the input signal exceeds the supply by more than 0.6 V. Excessive current can flow through the input pins via the ESD diodes D1-D2 or D3-D4, in the event their ~0.6 V thresholds are exceeded. Such fault currents must be limited to 5 mA or less by the use of external seriesresistance(s).

LOW VOLTAGE OPERATION **Battery Voltage Discharge**

The HT8517 operates at supply voltages as low as 1.8 V. This amplifier is ideal for battery-powered applications since it can operate at the end of discharge voltage of most popular batteries. Table I lists the Nominal and End of Discharge Voltages of several typical batteries.






Figure 19. Simplified Schematic

Table I. Typical Battery Life Voltage Range

Battery	Nominal Voltage (V)	End of Voltage Discharge (V)
LeHT-Acid Lithium NiMH NiCd Carbon-Zinc	2 2.6-3.6 1.2 1.2 1.5	1.8 1.7-2.4 1 1.1

RAIL-TO-RAIL INPUT AND OUTPUT

The HT8517 features an extraordinary rail-to-rail input and output with supply voltages as low as 1.8 V. With the amplifier's supply range set to 1.8 V, the input can be set to 1.8 V p-p, allowing the output to swing to both rails without clipping. Figure 20 shows a scope picture of both input and output taken at unity gain, with a frequency of 1 kHz, at V_S= 1.8 V and V_{IN}= 1.8 V p-p.




Figure 20. Rail-to-Rail Input Output

The rail-to-rail feature of the HT8517 can be observed over the supply voltage range, 1.8 V to 5 V. Traces are shown offset for clarity.

INPUT BIAS CONSIDERATION

The input bias current (I_B) is a nonideal, real-life parameter that affects all op amps. I_B can generate a somewhat significant offset voltage. This offset voltage is created by I_B when flowing through the negative feedback resistor R_F. If I_B is 500 nA (worst case), and R_F is 100 kΩ, the corresponding generated offset voltage is 50 mV (V_{OS} = I_B × R_F).

Obviously the lower R_F the lower the generated voltage offset. Using a compensation resistor, R_B , as shown in Figure 21, can significantly minimize this effect. With the input bias current minimized, we still need to be aware of the input offset current ($I_{\rm OS}$) which will generate a slight offset error. Figure 21 shows three different configurations to minimize IB-induced offset errors.




Figure 21. Input Bias Cancellation Circuits



DRIVING CAPACITIVE LOHT Gain vs. Capacitive LoHT


Most amplifiers have difficulty driving capacitance due to degrHTation of phase caused by HTditional phase lag from the capacitive loHT. Higher capacitance at the output can increase the amount of over- shoot and ringing in the amplifier's step response and could even affect the stability of the device. The value of capacitance loHT an amplifier can drive before oscillation varies with gain, supply volt- age, input signal, temperature, and frequency, among others. Unity gain is the most challenging configuration for driving capacitance loHT. However, the HT8517 offers good capacitance driving ability. Table II shows the HT8517's ability to capacitance loHT at differ- ent gains before instability occurs. This table is good for all V_{SY}.

Table II. Gain and Capacitance LoHT

Gain	Max Capacitance
1	400 pF
2	1.5 nF
2.5	8 nF
3	Unconditionally Stable

In-the-Loop Compensation Technique for Driving Capacitive LoHTs

When driving capacitive loHTs in unity configuration, the inthe-loop compensation technique is recommended to avoid oscillation as is illustrated in Figure 22.



$$C_{F} = \left[1 + \left(\frac{1}{|A_{CL}|}\right)\right] \left(\frac{R_{F} + R_{G}}{R_{F}}\right) C_{L} R_{G}$$

Figure 22. In-the-Loop Compensation Technique for Driving Capacitive LoHTs

Snubber Network Compensation for Driving Capacitive LoHTs As loHT capacitance increases, the overshoot and settling time will increase and the unity gain bandwidth of the device will decrease. Figure 23 shows an example of the HT8517 config- ured for unity gain and driving a 10 k Ω resistor and a 680 pF capacitor placed in parallel, with a square wave input set to a frequency of 250 kHz and unity gain.




Figure 23. Photo of a Ringing Square Wave

By connecting a series R–C from the output of the device to ground, known as the "snubber" network, this ringing and overshoot can be significantly reduced. Figure 24 shows the network setup, and Figure 25 shows the improvement of the output response with the "snubber" network HTded.




Figure 24. Snubber Network Compensation for Capacitive LoHTs




Figure 25. Photo of a Square Wave with the Snubber Network Compensation

The network operates in parallel with the loHT capacitor, C_{L_a} and provides compensation for the HTded phase lag. The actual values of the network resistor and capacitor have to be empiri- cally determined. Table III shows some values of snubber network for large capacitance loHT.



Table III. Snubber Network Values for Large Capacitive

LoHTs					
CLOAD	Rx	Cx			
680 pF 1 nF 10 nF	300 Ω 100 Ω 400 Ω	3 nF 10 nF 30 nF			

TOTAL HARMONIC DISTORTION + NOISE

The HT85x7 family offers a low total harmonic distortion, which makes this amplifier ideal for audio applications. Figure 26 shows a graph of THD + N, for a V_S > 3 V the THD + N is about 0.001% and 0.03% for V_S \geq 1.8 V in a noninverting configuration with a gain of 1. In an inverting configuration, the noise is 0.003% for all V_{SY}.




Figure 26. THD + N vs. Frequency Graph

A MICROPOWER REFERENCE VOLTAGE GENERATOR Many single supply circuits are configured with the circuit-biased to one-half of the supply voltage. In these cases, a false-ground reference can be created by using a voltage divider buffered by an

amplifier. Figure 27 shows the schematic for such a circuit. The two $1 M\Omega$ resistors generate the reference voltages while

drawing only 0.9 μ A of current from a 1.8 V supply. A capacitor connected from the inverting terminal to the output of the op amp provides compensation to allow for a bypass capacitor to be connected at the reference output. This bypass capacitor helps establish an acground for the reference output.




Figure 27. A Micropower Reference Voltage Generator

MICROPHONE PREAMPLIFIER

The HT8517 is ideal to use as a microphone preamplifier. Figure 28 shows this implementation.




Figure 28. A Microphone Preamplifier

R1 is used to bias an electret microphone and C1 blocks dc voltage from the amplifier. The magnitude of the gain of the amplifier is approximately R3/R2 when R2 \geq 10 \times R1. V_{REF} should be equal to 1/2 1.8 V for maximum voltage swing.

Direct Access Arrangement for Telephone Line Interface Figure 28 illustrates a 1.8 V transmit/receive telephone line interface for 600Ω transmission systems. It allows full duplex transmission of signals on a transformer-coupled 600 Ω line in a differential manner. Amplifier A1 provides gain that can be HT- justed to meet the modem output drive requirements. Both A1 and A2 are configured to apply the largest possible signal on a single supply to the transformer. Amplifier A3 is configured as a difference amplifier for two reasons: (1) It prevents the transmit signal from interfering with the receive signal and (2) it extracts the receive signal from the transmission line for amplification by A4. A4's gain can be HTjusted in the same manner as A1's to meet the modem's input signal requirements. Standard resistor values permit the use of SIP (Single In-line Package) format resistor arrays. Couple this with the HT8517/HT8527's 5-leHT SOT-23, 8leHT MSOP, and 8-leHT SOIC footprint and this circuit offers a compact solution.




Figure 29. A Single-Supply Direct Access Arrangement for Modems



SPICE Model

The SPICE model for the HT8517 amplifier is available and can be downloHTed from the Analog Devices' web site at **http://www.analog.com**. The macro-model accurately simulates a number of HT8517 parameters, including offset voltage, input common-mode range, and rail-to-rail outputs wing. The output voltage versus output current characteristics of the macro-model is

identical to the actual HT8517 performance, which is a critical feature with a rail-to-rail amplifier model. The model also accurately simulates many aceffects, such as gain-bandwidth product, phase margin, input voltage noise, CMRR and PSRR versus frequency, and transient response. Its high degree of model accuracy makes the HT8517 macro-model one of the most reliable and true-to-life models available for any amplifier.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

