

## EL5164, EL5165, EL5364

600MHz Current Feedback Amplifiers with Enable

FN7389 Rev 9.00 January 30, 2014

The EL5164, EL5165, and EL5364 are current feedback amplifiers with a very high bandwidth of 600MHz. This makes these amplifiers ideal for today's high speed video and monitor applications.

With a supply current of just 3.5mA per amplifier and the ability to run from a single supply voltage from 5V to 12V, these amplifiers are also ideal for handheld, portable or battery-powered equipment.

The EL5164 and EL5364 also incorporate an enable and disable function to reduce the supply current to  $14\mu A$  typical per amplifier. Allowing the  $\overline{CE}$  pin to float, or applying a low logic level, enables the amplifier.

The EL5165 is offered in the 5 Ld SOT-23 package, EL5164 is available in the 6 Ld SOT-23 and the industry-standard 8 Ld SOIC packages, and the EL5364 in a 16 Ld SOIC and 16 Ld QSOP packages. All operate over the industrial temperature range of -40  $^{\circ}$ C to +85  $^{\circ}$ C.

#### **Features**

- · 600MHz -3dB bandwidth
- 4700V/µs slew rate
- · 3.5mA supply current
- · Single and dual supply operation, from 5V to 12V supply span
- Fast enable/disable (EL5164 and EL5364 only)
- · Available in SOT-23 packages
- High speed, 1.4GHz product available (EL5166 and EL5167)
- 500MHz products available in Single (EL5162, EL5163), Dual (EL5262, EL5263) and Triple (EL5362)
- · Pb-Free (RoHS compliant)


## **Applications**

- Video amplifiers
- · Cable drivers
- RGB amplifiers
- · Test equipment
- Instrumentation
- · Current to voltage converters

# **Pin Configurations**


EL5164
(8 LD SOIC)
TOP VIEW


NC 1 8 CE
IN-2 7 VS+
IN+3 5 NC



# **Pin Configurations**

EL5165 (5 LD SOT-23) TOP VIEW





# **Ordering Information**

PART NUMBER (Notes 2, 3)	PART MARKING	PACKAGE (Pb-free)	PKG. DWG. #	
EL5164ISZ	5164ISZ	8 Ld SOIC (150 mil)	M8.15E	
EL5164ISZ-T7 (Note 1)	5164ISZ	8 Ld SOIC (150 mil)	M8.15E	
EL5164ISZ-T13 (Note 1)	5164ISZ	8 Ld SOIC (150 mil)	M8.15E	
EL5164IWZ-T7 (Note 1)	BAMA (Note 4)	6 Ld SOT-23	P6.064A	
EL5164IWZ-T7A (Note 1)	BAMA (Note 4)	6 Ld SOT-23	P6.064A	
EL5165IWZ-T7 (Note 1)	BANA (Note 4)	5 Ld SOT-23	P5.064A	
EL5165IWZ-T7A (Note 1)	BANA (Note 4)	5 Ld SOT-23	P5.064A	
EL5364ISZ	EL5364ISZ	16 Ld SOIC (150 mil)	MDP0027	
EL5364ISZ-T7 (Note 1)	EL5364ISZ	16 Ld SOIC (150 mil)	MDP0027	
EL5364ISZ-T13 (Note 1)	EL5364ISZ	16 Ld SOIC (150 mil)	MDP0027	
EL5364IUZ	5364IUZ	16 Ld QSOP (150 mil)	MDP0040	
EL5364IUZ-T7 (Note 1)	5364IUZ	16 Ld QSOP (150 mil)	MDP0040	
EL5364IUZ-T13 (Note 1)	5364IUZ	16 Ld QSOP (150 mil)	MDP0040	
EL5364IUZA	5364IUZ	16 Ld QSOP (150 mil)	MDP0040	
EL5364IUZA-T7 (Note 1)	5364IUZ	16 Ld QSOP (150 mil)	MDP0040	
EL5364IUZA-T13 (Note 1)	5364IUZ	16 Ld QSOP (150 mil)	MDP0040	

- 1. Please refer to  $\underline{\mathsf{TB347}}$  for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see product information page for <u>EL5164</u>, <u>EL5165</u>, <u>EL5364</u>. For more information on MSL, please see tech brief <u>TB363</u>.
- 4. The part marking is located on the bottom of the part.



#### Absolute Maximum Ratings (TA = +25°C)

#### 

#### **Thermal Information**

Maximum Power Dissipation see	curves on page 8
Maximum Storage Temperature Range	-65°C to +150°C
Ambient Operating Temperature Range	-40°C to +85°C
Maximum Operating Junction Temperature	+125°C
Pb-free reflow profile	see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty

**Electrical Specifications**  $V_S+=+5V$ ,  $V_{S^-}=-5V$ ,  $R_F=750\Omega$  for  $A_V=1$ ,  $R_F=375\Omega$  for  $A_V=2$ ,  $R_L=150\Omega$ ,  $V_{\overline{CE}}=0V$ ,  $T_A=+25\,^{\circ}C$  unless otherwise specified. Boldface limits apply across the operating temperature range, -40 °C to +85 °C.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 6)	Тур	MAX (Note 6)	UNIT
AC PERFORMAN	CE		<u>I</u>			
BW	-3dB Bandwidth	$A_V = +1, R_L = 500\Omega, R_F = 510\Omega$		600		MHz
		$A_V = +2$ , $R_L = 150\Omega$ , $R_F = 412\Omega$		450		MHz
BW1	0.1dB Bandwidth	$A_V = +2$ , $R_L = 150\Omega$ , $R_F = 412\Omega$		50		MHz
SR	Slew Rate	$V_{OUT}$ = -3V to +3V, $A_V$ = +2, $R_L$ = 100 $\Omega$ (EL5164, EL5165)	3500	4700	7000	V/µs
		$V_{OUT}$ = -3V to +3V, $A_V$ = +2, $R_L$ = 100 $\Omega$ (EL5364)	3000	4200	6000	V/µs
t <sub>S</sub>	0.1% Settling Time	$V_{OUT} = -2.5V \text{ to } +2.5V, A_V = +2,$ $R_F = R_G = 1k\Omega$		15		ns
e <sub>N</sub>	Input Voltage Noise	f = 1MHz		2.1		$nV/\sqrt{Hz}$
i <sub>N</sub> -	IN- Input Current Noise	f = 1MHz		13		pA/√ <del>Hz</del>
i <sub>N</sub> +	IN+ Input Current Noise	f = 1MHz		13		pA/√ <del>Hz</del>
HD2		5MHz, 2.5V <sub>P-P</sub>		-81		dBc
HD3		5MHz, 2.5V <sub>P-P</sub>		-74		dBc
dG	Differential Gain Error (Note 5)	A <sub>V</sub> = +2		0.01		%
dP	Differential Phase Error (Note 5)	A <sub>V</sub> = +2		0.01		0
DC PERFORMAN	CE					
V <sub>OS</sub>	Offset Voltage		-5	1.5	+5	mV
T <sub>C</sub> V <sub>OS</sub>	Input Offset Voltage Temperature Coefficient	Measured from T <sub>MIN</sub> to T <sub>MAX</sub>		6		μV/°C
R <sub>OL</sub>	Open Loop Transimpedance Gain		1.1	3		$\mathbf{M}\Omega$
INPUT CHARACT	ERISTICS		11			1
CMIR	Common Mode Input Range	Guaranteed by CMRR test	±3	±3.3		V
CMRR	Common Mode Rejection Ratio	V <sub>IN</sub> = ±3V	50	62	75	dB
-ICMR	- Input Current Common Mode Rejection		-1	0.1	+1	μ <b>A</b> /V
+I <sub>IN</sub>	+ Input Current		-10	2	+10	μΑ
-I <sub>IN</sub>	- Input Current		-10	2	+10	μΑ
R <sub>IN</sub>	Input Resistance	+ Input	300	650	1200	kΩ
C <sub>IN</sub>	Input Capacitance			1		pF



**Electrical Specifications**  $V_S+=+5V$ ,  $V_{S^-}=-5V$ ,  $R_F=750\Omega$  for  $A_V=1$ ,  $R_F=375\Omega$  for  $A_V=2$ ,  $R_L=150\Omega$ ,  $V_{\overline{CE}}=0V$ ,  $T_A=+25\,^{\circ}C$  unless otherwise specified. Boldface limits apply across the operating temperature range, -40 °C to +85 °C. (Continued)

PARAMETER	DESCRIPTION	conditions	MIN (Note 6)	Тур	MAX (Note 6)	UNIT
OUTPUT CHARAC	TERISTICS				<u>'</u>	
v <sub>o</sub>	Output Voltage Swing	$R_L = 150\Omega$ to GND	±3.6	±3.8	±4.0	V
		$R_L = 1 k\Omega$ to GND	±3.9	±4.1	±4.2	V
l <sub>OUT</sub>	Output Current	$R_L = 10\Omega$ to GND	100	140	190	mA
SUPPLY						
I <sub>SON</sub>	Supply Current - Enabled, per Amplifier	No load, V <sub>IN</sub> = OV	3.2	3.5	4.2	mA
I <sub>SOFF+</sub>	Supply Current - Disabled, per Amplifier No load, V <sub>IN</sub> = 0V, EL5164 and EL5364		0		+25	μΑ
I <sub>SOFF</sub> -	Supply Current - Disabled, per Amplifier	Only	-25	-14	0	μΑ
PSRR	Power Supply Rejection Ratio	DC, V <sub>S</sub> = ±4.75V to ±5.25V	65	79		dB
-IPSR	- Input Current Power Supply Rejection	DC, V <sub>S</sub> = ±4.75V to ±5.25V	-1	0.1	+1	μ <b>A</b> /V
ENABLE (EL5164	i, EL5364 ONLY)				1	
t <sub>EN</sub>	Enable Time			200		ns
t <sub>DIS</sub>	Disable Time			800		ns
I <sub>IHCE</sub>	CE Pin Input High Current	CE = V <sub>S</sub> +	1	10	+25	μΑ
I <sub>ILCE</sub>	CE Pin Input Low Current	$\overline{CE} = (V_S +) -5V$	-1	0	+1	μΑ
V <sub>IHCE</sub>	CE Input High Voltage for Power-down		(V <sub>S</sub> +) - 1			V
V <sub>ILCE</sub>	CE Input Low Voltage for Power-up				(V <sub>S</sub> +) - 3	V

- 5. Standard NTSC test, AC signal amplitude =  $286 \text{mV}_{\text{P-P}}$ , f = 3.58 MHz
- 6. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

# **Typical Performance Curves**




FIGURE 1. FREQUENCY RESPONSE FOR VARIOUS  $R_F$  AND  $C_L$ 




FIGURE 2. FREQUENCY RESPONSE FOR VARIOUS  $R_{\mbox{\scriptsize F}}$ 




FIGURE 3. FREQUENCY RESPONSE FOR VARIOUS RE




FIGURE 4. FREQUENCY RESPONSE FOR VARIOUS RE




FIGURE 5. FREQUENCY RESPONSE FOR VARIOUS POWER SUPPLY VOLTAGES




FIGURE 6. OUTPUT RISE TIME

# Typical Performance Curves (Continued)




FIGURE 7. PSRR vs FREQUENCY




FIGURE 8. DISTORTION vs FREQUENCY ( $A_V = +1$ )




FIGURE 9. DISTORTION vs FREQUENCY ( $A_V = +2$ )




FIGURE 10. OUTPUT IMPEDANCE vs FREQUENCY




FIGURE 11. OPEN LOOP TRANSIMPEDANCE GAIN (R<sub>OL</sub>) vs FREQUENCY FOR VARIOUS SUPPLY VOLTAGES




FIGURE 12. VOLTAGE NOISE vs FREQUENCY

# Typical Performance Curves (Continued)




FIGURE 13. CURRENT NOISE vs FREQUENCY




FIGURE 14. TURN-ON DELAY, VIN = 100mV<sub>P-P</sub>




FIGURE 15. TURN-OFF DELAY,  $V_{IN} = 100 \text{mV}_{P-P}$ 




FIGURE 16. DIFFERENTIAL GAIN/PHASE vs DC INPUT VOLTAGE AT 3.58MHz




FIGURE 17. FREQUENCY RESPONSE FOR VARIOUS CHANNELS (EL5364)




FIGURE 18. CROSSTALK BETWEEN CHANNELS (EL5364)

# Typical Performance Curves (Continued)




FIGURE 19. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 20. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 21. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE




FIGURE 22. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## **Pin Descriptions**

EL5164 (8 Ld SOIC)	EL5164 (6 Ld SOT-23)	EL5165	EL5364	Pin Name	Function	Equivalent Circuit
1, 5			6, 11	NC	Not connected	
2	4	4	9, 12, 16	IN-	Inverting input	IN+ DIN- CIRCUIT 1
3	3	3	1, 5, 8	IN+	Non-inverting input	(See circuit 1)
4	2	2	3	VS-	Negative supply	
6	1	1	10, 13, 15	OUT	Output	V <sub>S</sub> + OUT V <sub>S</sub> - CIRCUIT 2
7	6	5	14	VS+	Positive supply	
8	5		2, 4, 7	СE	Chip enable, allowing the pin to float or applying a low logic level enables the corresponding amplifier.	CE O.5MΩ INTERNAL OV VS-

# **Applications Information**

#### **Product Description**

The EL5164, EL5165, and EL5364 are current-feedback operational amplifiers that offer a wide -3dB bandwidth of 600MHz and a low supply current of 3.5mA per amplifier. The EL5164, EL5165, and EL5364 work with supply voltages ranging from a single 5V to 10V and they are also capable of swinging to within 1V of either supply on the output. Because of their current-feedback topology, the EL5164, EL5165, and EL5364 do not have the normal gainbandwidth product associated with voltage-feedback operational amplifiers. Instead, their -3dB bandwidth remains relatively constant as closed-loop gain increases. This combination of high bandwidth and low power, together with aggressive pricing makes the EL5164, EL5165, and EL5364 ideal choices for many lowpower/high-bandwidth applications such as portable, handheld, or battery-powered equipment. For varying bandwidth needs, consider the EL5166 and EL5167 with 1.4GHz bandwidth and an 8.5mA supply current, or the EL5162 and EL5163 with 500MHz bandwidth and a 1.5mA supply current. Versions include single, dual, and triple amp configurations with 5 Ld SOT-23, 16 Ld QSOP, and 8 Ld SOIC or 16 Ld SOIC outlines.

# Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, good printed circuit board layout is necessary for optimum performance. Low impedance ground plane construction is essential. Surface mount components are recommended, but if leaded components are used, lead lengths should be as short as possible. The power supply pins must be well bypassed to reduce the risk of oscillation. The combination of a  $4.7\mu F$  tantalum capacitor in parallel with a  $0.01\mu F$  capacitor has been shown to work well when placed at each supply pin.


For good AC performance, parasitic capacitance should be kept to a minimum, especially at the inverting input. (See the "Capacitance at the Inverting Input" on page 10). Even when ground plane construction is used, it should be removed from the area near the inverting input to minimize any stray capacitance at that node. Carbon or Metal-Film resistors are acceptable with the Metal-Film resistors giving slightly less peaking and bandwidth because of additional series inductance. Use of sockets, particularly for the SO package, should be avoided if possible. Sockets add parasitic inductance and capacitance which results in additional peaking and overshoot.



#### **Disable/Power-Down**

The EL5164 and EL5364 amplifiers can be disabled, placing their outputs in a high impedance state. When disabled, the amplifiers supply current reduces to  $<25\mu\text{A}$  per amplifier. An amplifier disables when its  $\overline{\text{CE}}$  pin is pulled up to within 1V of the positive supply. Similarly, the amplifier is enabled by floating or pulling its  $\overline{\text{CE}}$  pin to at least 3V below the positive supply. For a  $\pm5\text{V}$  supply, this means that an amplifier enables when its  $\overline{\text{CE}}$  is 2V or less, and disables when  $\overline{\text{CE}}$  is above 4V. Although the logic levels are not standard TTL, this choice of logic voltages allows the amplifiers to be enabled by tying  $\overline{\text{CE}}$  to ground, even in 5V single supply applications. The  $\overline{\text{CE}}$  pin can be driven from CMOS outputs.

When the amplifier is disabled, if the positive input is driven beyond  $\pm 2V$  with respect to the negative input, the device can become active and output the signal. An input diode clamp network  $D_1$  and  $D_2$ , as shown in Figure 23, can be used to keep the device disabled while a large input signal is present.



**FIGURE 23. DISABLED AMPLIFIER** 

#### **Capacitance at the Inverting Input**

Any manufacturer's high-speed voltage- or current-feedback amplifier can be affected by stray capacitance at the inverting input. For inverting gains, this parasitic capacitance has little effect because the inverting input is a virtual ground, but for non-inverting gains, this capacitance (in conjunction with the feedback and gain resistors) creates a pole in the feedback path of the amplifier. This pole, if low enough in frequency, has the same destabilizing effect as a zero in the forward open-loop response. The use of large-value feedback and gain resistors exacerbates the problem by further lowering the pole frequency (increasing the possibility of oscillation.)

The EL5164, EL5165, and EL5364 are optimized for a  $510\Omega$  feedback resistor at  $A_V$  = +1. With the high bandwidth of these amplifiers, these resistor values might cause stability problems when combined with parasitic capacitance, thus ground plane is not recommended around the inverting input pin of the amplifier.

#### **Feedback Resistor Values**

The EL5164, EL5165, and EL5364 have been designed and specified for a gain of +2 with  $R_F$  approximately 412 $\Omega$ . This value of feedback resistor gives 450MHz of -3dB bandwidth at  $A_V$  = 2 with 1dB of peaking. With  $A_V$  = -2, an  $R_F$  of  $300\Omega$  gives 275MHz of bandwidth with 1dB of peaking. Since the EL5164, EL5165, and EL5364 are current-feedback amplifiers, it is also possible to change the value of  $R_F$  to get more bandwidth. As seen in the curves of "Frequency Response for Various  $R_F$ ", bandwidth and

peaking can be easily modified by varying the value of the feedback resistor.

Because the EL5164, EL5165, and EL5364 are current-feedback amplifiers, their gain-bandwidth product is not a constant for different closed-loop gains. This feature actually allows the EL5164, EL5165, and EL5364 to maintain about the same -3dB bandwidth. As gain is increased, bandwidth decreases slightly while stability increases. Since the loop stability is improving with higher closed-loop gains, it becomes possible to reduce the value of  $R_{\rm F}$  below the specified 412 $\Omega$  and still retain stability, resulting in only a slight loss of bandwidth with increased closed-loop gain.

# Supply Voltage Range and Single-Supply Operation

The EL5164, EL5165, and EL5364 are designed to operate with supply voltages having a span of 5V to 10V. In practical terms, this means that they will operate on dual supplies ranging from  $\pm 2.5$ V to  $\pm 5$ V. With a single-supply, the EL5164, EL5165, and EL5364 will operate from 5V to 10V.

As supply voltages continue to decrease, it becomes necessary to provide input and output voltage ranges that can get as close as possible to the supply voltages. The EL5164, EL5165, and EL5364 have an input range which extends to within 2V of either supply. For example, on ±5V supplies, the EL5164, EL5165, and EL5364 have an input range which spans ±3V. The output range of the EL5164, EL5165, and EL5364 is also quite large, extending to within 1V of the supply rail. On a ±5V supply, the output is therefore capable of swinging from -4V to +4V. Single-supply output range is larger because of the increased negative swing due to the external pull-down resistor to ground.

#### **Video Performance**

For good video performance, an amplifier must maintain the same output impedance and the same frequency response as DC levels are changed at the output. This is especially difficult when driving a standard video load of  $150\Omega$ , because of the change in output current with DC level. Previously, good differential gain could only be achieved by running high idle currents through the output transistors (to reduce variations in output impedance.) These currents were typically comparable to the entire 3.5mA supply current of each EL5164, EL5165, and EL5364 amplifier. Special circuitry has been incorporated in the EL5164, EL5165, and EL5364 to reduce the variation of output impedance with current output. This results in dG and dP specifications of 0.01% and 0.01°, while driving 150 $\Omega$  at a gain of 2.

Video performance has also been measured with a 500  $\Omega$  load at a gain of +1. Under these conditions, the EL5164, EL5165, and EL5364 have dG and dP specifications of 0.01% and 0.01°, respectively.



#### **Output Drive Capability**

In spite of their low 3.5mA of supply current, the EL5164, EL5165, and EL5364 are capable of providing a minimum of  $\pm 100$ mA of output current. With a minimum of  $\pm 100$ mA of output drive, the EL5164, EL5165, and EL5364 are capable of driving  $50\Omega$  loads to both rails, making it an excellent choice for driving isolation transformers in telecommunications applications.

#### **Driving Cables and Capacitive Loads**

When used as a cable driver, double termination is always recommended for reflection-free performance. For those applications, the back-termination series resistor will decouple the EL5164, EL5165, and EL5364 from the cable and allow extensive capacitive drive. However, other applications may have high capacitive loads without a back-termination resistor. In these applications, a small resistor (usually between  $5\Omega$  and  $50\Omega$ ) can be placed in series with the output to eliminate most peaking. The gain resistor (Rg) can then be chosen to make up for any gain loss which may be created by this additional resistor at the output. In many cases it is also possible to simply increase the value of the feedback resistor (RF) to reduce the peaking.

#### **Current Limiting**

The EL5164, EL5165, and EL5364 have no internal output current-limiting circuitry. If the output is shorted, it is possible to exceed the Absolute Maximum Rating for output current or power dissipation, potentially resulting in the destruction of the device.

#### **Power Dissipation**

With the high output drive capability of the EL5164, EL5165, and EL5364, it is possible to exceed the +125 °C Absolute Maximum junction temperature under certain very high load current conditions. Generally speaking when  $R_L$  falls below about  $25\Omega$ , it is important to calculate the maximum junction temperature  $(T_{JMAX})$  for the application, to determine if power supply voltages, load conditions, or package type need to be modified to remain in the safe operating area. These parameters are calculated in Equation 1:

$$T_{JMAX} = T_{MAX} + (\theta_{JA} \times n \times PD_{MAX})$$
 (EQ. 1)

#### where:

- T<sub>MAX</sub> = Maximum ambient temperature
- θ<sub>IA</sub> = Thermal resistance of the package
- n = Number of amplifiers in the package
- PD<sub>MAX</sub> = Maximum power dissipation of each amplifier in the package

PD<sub>MAX</sub> for each amplifier can be calculated in Equation 2:

$$PD_{MAX} = (2 \times V_{S} \times I_{SMAX}) + \left[ (V_{S} - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_{L}} \right]$$
(EQ. 2)

#### where:

- V<sub>S</sub> = Supply voltage
- I<sub>SMAX</sub> = Maximum supply current of 4.2mA
- V<sub>OUTMAX</sub> = Maximum output voltage (required)
- R<sub>L</sub> = Load resistance

# **Typical Application Circuits**




FIGURE 24. INVERTING 200mA OUTPUT CURRENT DISTRIBUTION AMPLIFIER




FIGURE 25. FAST-SETTLING PRECISION AMPLIFIER




FIGURE 26. DIFFERENTIAL LINE DRIVER/RECEIVER

© Copyright Intersil Americas LLC 2004-2014. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see <a href="https://www.intersil.com/en/products.html">www.intersil.com/en/products.html</a>

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="https://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>


Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see <a href="https://www.intersil.com">www.intersil.com</a>





# **Package Outline Drawing**

M8.15E 8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 0, 08/09










TYPICAL RECOMMENDED LAND PATTERN





- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal  $\pm 0.05$
- Dimension does not include interlead flash or protrusions.
   Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- 6. Reference to JEDEC MS-012.

# **Package Outline Drawing**


#### P6.064A


6 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 0, 2/10






**END VIEW** 









- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3. Dimension is exclusive of mold flash, protrusions or gate burrs.
- Foot length is measured at reference to guage plane.
- 5. This dimension is measured at Datum "H".
- 6. Package conforms to JEDEC MO-178AA.


# **Package Outline Drawing**


#### P5.064A


5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE Rev 0, 2/10














NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- 3 Dimension is exclusive of mold flash, protrusions or gate burrs.
- 4. Foot length is measured at reference to guage plane.
- 5. This dimension is measured at Datum "H".
- 6. Package conforms to JEDEC MO-178AA.

## Small Outline Package Family (SO)







#### **MDP0027**

#### SMALL OUTLINE PACKAGE FAMILY (SO)


SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
Α	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	±0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	±0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	±0.003	-
С	0.009	0.009	0.009	0.011	0.011	0.011	0.011	±0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	±0.004	1, 3
Е	0.236	0.236	0.236	0.406	0.406	0.406	0.406	±0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	±0.004	2, 3
е	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	±0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
N	8	14	16	16	20	24	28	Reference	-


NOTES:


- 1. Plastic or metal protrusions of 0.006" maximum per side are not included.
- 2. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994


Rev. M 2/07

## Quarter Size Outline Plastic Packages Family (QSOP)









#### **MDP0040**

#### **QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY**

	INCHES				
SYMBOL	QSOP16	QSOP24	QSOP28	TOLERANCE	NOTES
Α	0.068	0.068	0.068	Max.	-
A1	0.006	0.006	0.006	±0.002	-
A2	0.056	0.056	0.056	±0.004	-
b	0.010	0.010	0.010	±0.002	-
С	0.008	0.008	0.008	±0.001	-
D	0.193	0.341	0.390	±0.004	1, 3
E	0.236	0.236	0.236	±0.008	-
E1	0.154	0.154	0.154	±0.004	2, 3
е	0.025	0.025	0.025	Basic	-

#### **IDP0040**

#### **QUARTER SIZE OUTLINE PLASTIC PACKAGES FAMILY**

		INCHES			
SYMBOL	QSOP16	QSOP24	QSOP28	TOLERANCE	NOTES
L	0.025	0.025	0.025	±0.009	-
L1	0.041	0.041	0.041	Basic	-
N	16	24	28	Reference	-

Rev. F 2/07

- 5. Plastic or metal protrusions of 0.006" maximum per side are not included
- 6. Plastic interlead protrusions of 0.010" maximum per side are not included.
- 7. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 8. Dimensioning and tolerancing per ASME Y14.5M-1994.